

SKJERVEN
MORRILL
MACPHERSON
FRANKLIN
& FRIEL LLP

06-14/00

A

Docket No.: M-8815 US

June 12, 2000

Box Patent Application
Assistant Commissioner for Patents
Washington, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventors: Sherman Lee, Vivian Y. Chou; John H. Lin

Title: Context Switch Architecture And System

<u>X</u>	Return Receipt Postcard
<u>X</u>	This Transmittal Letter (in duplicate)
<u>84</u>	page(s) Specification (not including claims)
<u>4</u>	page(s) Claims
<u>1</u>	page Abstract
<u>13</u>	Sheet(s) of Drawings
<u>3</u>	page(s) Unexecuted Declaration For Patent Application and Power of Attorney

CLAIMS AS FILED

For	Number Filed		Number Extra		Rate		Basic Fee
Total Claims	14	-20 =	0	x	\$18.00	=	\$ 0.00
Independent Claims	2	-3 =	0	x	\$78.00	=	\$ 0.00
<input type="checkbox"/>	Fee of _____ for the first filing of one or more multiple dependent claims per application						\$
<input type="checkbox"/>	Fee for Request for Extension of Time						\$
<input type="checkbox"/>	Total fee for filing the patent application in the amount of						\$ 690.00

EXPRESS MAIL LABEL
NO:

EL563589074US

Respectfully submitted,

Shireen Irani Bacon

Shireen Irani Bacon
Attorney for Applicants
Reg. No. 40,494
(512) 794-3600
(512) 794-3601 (fax)

25 Metro Drive, Suite 700
San Jose, CA 95110
Phone 408 453-9200
Fax 408 453-7979

Austin, TX
Newport Beach, CA
San Francisco, CA

EXPRESS MAIL LABEL NO:

EL563589074US**CONTEXT SWITCH ARCHITECTURE AND SYSTEM**

Sherman Lee

Vivian Y. Chou

John H. Lin

- 5 Portions of this patent application contain materials that are subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document, or the patent disclosure, as it appears in the Patent and Trademark Office file or records, but otherwise reserves all copyright rights whatsoever.

10 **BACKGROUND**

Field of the Invention

 This invention relates to computing systems and, more particularly, to an architecture and system for switching contexts, where the context switching is accelerated through the use of hardware registers to store context data.

15 **Description of Related Art**

- The Bluetooth Specification is an open technical specification and a de facto standard for a wireless (radio) communication technology. The Bluetooth technology is a short-range low-power radio link for transmission of digital data and analog voice data. Bluetooth allows the replacement of the numerous and varied proprietary cables that connect one computer or communication device to another with one universal short-range radio link. Users can therefore connect a wide range of computing and telecommunications devices without the need to buy, carry, or connect cables. For example, a computer can communicate with a printer via a radio link instead of a cable. Bluetooth also allows computing devices to connect to a communicating device via a radio link. For example, a computer can communicate with a cell phone via a radio link to access the Internet.

 Bluetooth systems connect to each other in piconets, which are formed by a master system connecting with at least one other system sharing the same channel.

Most Bluetooth systems can act as either a master or a slave; the terms "master" and "slave" merely refer to the roles played by each device within a particular piconet. One Bluetooth system acts as the master of the piconet. In addition to the master, a piconet may include an additional number of Bluetooth systems that act as slaves. For more details, please refer to "Specification of the Bluetooth System-Core v1.0b" available from the Bluetooth Special Interest Group at its web site. Part B, "Baseband Specification", of Vol. I ("Core") ver. 1.0b of the Bluetooth Specification is herein incorporated by reference in its entirety for all purposes.

Each master of a Bluetooth piconet can switch contexts from one slave to another. In addition, because a slave can participate in more than one piconet, a slave can switch contests among masters. Traditional approaches render the context-switch process slow and cumbersome. What is needed is a system and method for performing relatively rapid context switches while still retaining an acceptable level of network throughput.

SUMMARY

A method of performing a context switch operation involves accessing context data in a first register of a peripheral system, where the first register is associated with a first index register. The method further includes receiving a second index value from a host computer associated with the peripheral system.

The host computer's providing of the second index value when the peripheral system had been accessing the first register causes a context switch from the first register to the second register. Accordingly, the method further includes accessing context data in a second register of the peripheral system, where the second register is associated with the second index value. In at least one embodiment of the method, the first and second registers are not architected registers.

In at least one embodiment, accessing the context data in the second register further comprises performing a write function to an identified address within the second register. In at least one other embodiment, accessing the context data in the second register further comprises providing the contents of an identified

address within the second register to the host computer. In at least one other embodiment, accessing the context data in the second register further comprises performing a read operation, depending on the value of a control input. In at least one other embodiment, accessing the context data in the second register further
5 comprises performing a write operation, depending on the value of a control input.

At least one embodiment of a system comprises a host computer that includes a microprocessor, at least one peripheral system coupled to the host computer, an interface between the host computer and the peripheral system, and a register access circuit coupled to the peripheral system. The peripheral system
10 includes a first register that is associated with a first index value and also includes a second register that is associated with a second index value. The interface is configured to provide the first and second index values from the host computer to the peripheral system. The register access circuit is configured to access data in the first register if the first index value is provided by the host computer and is
15 further configured to access data in the second register if the second index value is provided by the host computer. In at least one embodiment of the system, the first and second registers are not architected registers.

At least embodiment of the peripheral system further includes a state machine, where the state machine includes an address portion, a control portion,
20 and a data portion, where the first and second registers are included in the data portion. At least one embodiment of the address portion includes a register access circuit. At least one other embodiment of the peripheral system further includes a microprocessor. At least one other embodiment of the peripheral system includes at least one index register. At least one other embodiment of the peripheral system
25 includes a plurality of context registers, with each of the plurality of context registers being associated with one of a plurality of index values.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates, in a block diagram, a point-to-point network between two computing devices.

FIG. 2 illustrates, in a block diagram, a point-to-multipoint network among a plurality of computing devices.

FIG. 3 is a block diagram illustrating a scatternet that includes multiple piconets with overlapping coverage.

5 **FIG. 4** is a block diagram illustrating a register architecture for maintaining master and slave context information in a peripheral device.

FIG. 5 is a block diagram illustrating at least one embodiment of the format of a slave index and slave register.

10 **FIG. 6** is a block diagram illustrating at least one embodiment of the format of a master index and master register.

FIG. 7 is a data flow diagram illustrating at least one embodiment of the data flow during the use of a master index to perform context-switching for a slave device.

15 **FIG. 8** illustrates is a data flow diagram illustrating at least one embodiment of the data flow during the use of a slave index to perform context-switching for a master device.

FIG. 9 illustrates at least one embodiment of a system embodying the context-switch architecture of the present invention.

20 **FIG. 10**, including **FIG. 10a** and **FIG. 10b**, is a state transition diagram illustrating a state machine according to one embodiment of the present invention.

FIG. 11 is a flowchart illustrating at least one embodiment of a master parameter access module.

FIG. 12 is a flowchart illustrating at least one embodiment of a slave parameter access module.

DETAILED DESCRIPTION

Figure 1 illustrates a network **10** that includes two computing devices **102-1**, **102-2**. Network **10** is, for example, a wireless Bluetooth point-to-point piconet where wireless device **102-1** is a master Bluetooth system and wireless device **102-2** is a slave Bluetooth system, where the master **102-1** and slave **102-2** share the same channel. One skilled in the art will recognize that a point-to-point network need not include Bluetooth devices **102-1**, **102-2**, but, rather, may comprise any type of computing device.

Figure 2 illustrates a network **20** that includes a plurality of wireless devices **102-1**, **102-2** . . . **102-i** . . . **102-n** ($2 \leq i \leq n$). Wireless network **20** is, for example, a point-to-multipoint Bluetooth piconet where wireless device **102-1** is a master Bluetooth system and wireless devices **102-2** through **102-n** are slave Bluetooth systems. As with all piconets, the master **102-1** and all the slaves **102-2** through **102-n** communicate over the same channel. In at least one embodiment, up to seven slaves can be active in the piconet **20**. One skilled in art will recognize that the number of active slaves supported in a piconet depends on many variables and design considerations. Any of number of slaves can be supported. One skilled in the art will further recognize that a point-to-point network need not include Bluetooth devices **102-1**, **102-2**, but, rather, may comprise any type of computing device.

In addition to the active slaves **102-2**, **102-i** through **102-n** illustrated in **Figure 2**, a point-to-multipoint piconet **20** may include many additional slaves that can remain locked to the master **102-1** in a so-called “parked” state. When a slave does not need to participate on the piconet channel, but still needs to remain synchronized to the channel it can enter the low-power parked state. These parked slaves cannot be active on the piconet channel, but remain synchronized to the master. In at least one embodiment, up to 256 parked slaves may remain locked to the master. For additional information regarding an implementation of the synchronization of master and slave Bluetooth systems, please refer to the

commonly assigned application bearing U.S. Patent Application Serial No. _____, entitled "Wireless Data Communications Using FIFO For Synchronization Memory," by inventors Sherman Lee, Vivian Y. Chou, and John H. Lin, filed June 12, 2000, attorney docket number M-8741 US, which is herein
 5 incorporated by reference for all purposes.

For both active and parked slaves in a single piconet **10, 20**, the master **102-1** controls the channel access. This results in a need for the master **102-1** to switch control from one slave to another as it controls channel access within the piconet. The master **102-1** identifies each slave through a unique network address
 10 assigned to each slave. When a transfer of information between two slaves in a piconet **10, 20** is desired, the master **102-1** coordinates transmission between two slaves.

Referring to **Figure 2**, for instance, slave **102-2** could be a wireless personal digital assistant ("PDA") device equipped with a Bluetooth system and
 15 slave **102-i** could be a wireless cellular telephone equipped with a Bluetooth system. In such case, the master **102-1** can coordinate communications between the two slaves **102-2, 102-i** over the piconet channel to exchange, for instance, phone number information. To do so, the master **102-1** must switch focus between the first slave **102-2**, commanding it to transmit phone number data to the master
 20 **102-1**, and the second slave **102-i**, commanding it to receive phone number data from the master **102-1**. This switch in focus, referred to herein as a "context switch" requires the master to be able to store and access context information regarding each slave in relatively rapid succession.

Figure 3 illustrates that context-switching ability is also required for slaves
 25 that participate in more than one piconet. **Figure 3**, illustrates, for instance, a "scatternet" **30**, formed from multiple networks with overlapping coverage. A Bluetooth piconet **31, 33, 20 (Figure 2)** can form part of a larger Bluetooth scatternet **30**. Each piconet **31, 33, 20 (Figure 2)** can only have a single master **36, 34 and 102-1**, respectively. However, **Figure 3** illustrates that slaves can

participate in multiple piconets on a time-division multiplex basis. For instance, in **Figure 3** slave **32** participates in two piconets: piconet **20** having master **102-1** and piconet **31** having master **36**. In addition, a master **34** in one piconet **33** can be a slave in another piconet **37**.

5 The discussion above illustrates the need, in a network environment such as, for instance, a wireless network as specified in the Bluetooth Specification, for both masters and slaves to have the ability to quickly switch contexts in order to facilitate orderly, reasonably rapid communication among wireless devices. In a different context, several schemes exist for switching contents among software
10 application programs. These schemes usually involve storing context information in memory and then, during a context switch, loading the information from memory into a particular register or set of registers. Such software-based context-switching schemes are disclosed, for example, in U.S. Pat. No. 6,061,711, entitled "Efficient Context Saving and Restoring in a Multi-Tasking Computing System
15 Environment", and issued to Song et al. and also in U.S. Pat. No. 5,812,823, entitled "Method and System for Performing an Emulation Context Save and Restore That is Transparent to the Operating System", and issued to Kahle et al. Song '711 and Kahle '823 are hereby incorporated by reference for all purposes.

20 In a software-based context-switching scheme, a set of hardware registers is used to contain current context information. When a context switch occurs, the information in the registers for outgoing context is stored from the registers to a memory location, such as a location in main memory or in a cache. The context information for the incoming context is then loaded from a different memory location into the registers. This storing to, and loading from, memory to transfer,
25 via software, data between memory and hardware registers is time-consuming and processor-intensive. To employ such an approach for switching contexts among masters and slaves in a network of computing devices, such as a network of Bluetooth systems, would result severely limited network throughput during the context-switch process.

Figure 4 is a generalized block diagram illustrating a context-switching register architecture according to at least one embodiment of the present invention. A preliminary discussion of general register architectures is appropriate before discussing the particular aspects of the register architecture of the present invention. Computer systems, such as the host computer **970** illustrated in **Figure 9**, typically have a relatively large, relatively slow main memory. Typically, multiple dynamic random access memory (DRAM) modules comprise the main memory system. The time that it takes to transfer a set of bytes of information from the main memory to the microprocessor (“access time”) of modern DRAMs is longer than the clock cycle length of modern microprocessors.

In order to provide a faster means for the microprocessor to access stored information, a set of registers is usually provided within the microprocessor. As used herein, a register is a storage location provided within the microprocessor or a peripheral device, where the storage location may be identified by an instruction as storing an operand. In other words, a register is “programmer visible”; the programmer may code an instruction that has the register as an operand identifier. Since registers are included within the microprocessor or peripheral, and because the register address is coded directly into an instruction, registers can be accessed rapidly.

Figure 4 illustrates that the architecture scheme in accordance with at least one embodiment of the present invention includes a plurality of hardware registers **40, 42, 44a-44n, 46a-46m** that maintain context information. In at least one embodiment, the hardware registers **40, 42, 44a-44n, 46a-46m** are provided in a peripheral system **972 (Figure 9)** rather than in the microprocessor of a host computer **970 (Figure 9)**. In at least one embodiment, $n=8$ and $m=8$, such that eight master registers **44a-44n** and eight slave registers **46a-46m** are provided. In at least one other embodiment, which is illustrated in **Figure 4**, four master registers **44a-44n** and four slave registers **46a-46n** are provided. The architecture illustrated in **Figure 4** also includes a master index **40** and a slave index register **42**. Because many devices can act as either masters or slaves, at least one

embodiment of the present invention includes master registers **44a-44n** and master index register **40**, as well as slave registers **46a-46m** and slave index register **42** in every network device operating in a master/slave environment. One skilled in the art will recognize that at least one embodiment of the present invention need only
 5 include the slave registers **46a-46m** and the slave index register **42**, but not the master registers **44a-44n** or the master index register **40**, in devices that only act as masters. Similarly, at least one embodiment of the present invention need include only the master registers **44a-44n** and the master index register **40**, but not the slave registers **46a-46m** or the slave index register **42**, in devices that only act as
 10 slaves.

One skilled in the art will further recognize that numerous design considerations affect the number, size and organization of the master registers **44a-44n** and slave registers **46a-46m**. The present architecture is therefore scalable to accommodate any number of master registers **44a-44n** and slave registers **46a-46m**.
 15 **46m**. For instance, while a computing device acting as a master can maintain four slave registers **46a-46m**, the number of slave registers **46a-46m** is, of course, scalable. For example, because a master **102-1** (**Figure 1**), **36** (**Figure 3**) can control up to seven slaves **102-2-102-n** according to ver. 1.0b of the Bluetooth Specification, at least one embodiment of the present invention includes seven
 20 slave registers **46a-46m** in each Bluetooth system **102-1** (**Figure 1**), **36** (**Figure 3**) that is capable of acting as a master. In at least one other embodiment, a Bluetooth master system **102-1** (**Figure 1**), **36** (**Figure 3**) includes 256 slave registers **46a-46m** in order to maintain context information for 256 parked slaves.

Figure 5 and **Table 1** set forth an exemplary format of the information
 25 stored in each slave register **46**. One skilled in the art will recognize that the format of the slave registers **46** will depend on specific design considerations. In general, the slave registers **46** contain any context information and parameters necessary to allow the master system **102-1** (**Figure 1**), **36** (**Figure 3**) to quickly switch contexts among slave systems. The format and the addresses of the
 30 information set forth in **Figure 5** and **Table 1** should be taken to be an exemplary

format and address scheme only. One skilled in the art will recognize that the fields may be stored in any order, at any register location.

Table 1

<i>address</i>	<i>name</i>	<i>reset</i>	<i>readable /writable</i>	<i>bit location</i>	<i>connection field</i>	<i>description</i>	<i># of bits</i>	<i>default</i>
0xC1	NAP_hi	s	R/W	[7:0]	NAP[15:8]	0xc1	8	x00
	NAP_lo	s	R/W	[7:0]	NAP[7:0]	0xc2	8	x00
	UAP	s	R/W	[7:0]	UAP[7:0]	0xc3	8	x00
	LAP_hi	s	R/W	[7:0]	LAP[23:16]	0xc4	8	x00
	LAP_md	s	R/W	[7:0]	LAP[15:8]	0xc5	8	x00
	LAP_lo	s	R/W	[7:0]	LAP[7:0]	0xc6	8	x00
0xC7	Class_hi	s	R/W	[7:0]	class[23:16]	0xc7	8	x00
	Class_md	s	R/W	[7:0]	class[15:8]	0xc8	8	x00
	Class_lo	s	R/W	[7:0]	class[7:0]	0xc9	8	x00
0xCA	clock offset upper	s	R/W	[7:0]	clock[27:24]	0xca	8	x00
	clock offset hi	s	R/W	[7:0]	clock[23:16]	0xcb	8	x00
	clock offset md	s	R/W	[7:0]	clock[15:8]	0xcc	8	x00
	clock offset lo	s	R/W	[7:6]	clock[7:0]	0xcd	2	0
0xCE	AM_ADDR	s	R/W	[2:0]	AM_ADDR	0xce	3	0
0xCF	FHS_misc	s	R/W	[7:6]	Scan Repetition	0xcf	2	0
		s	R/W	[5:4]	Scan Period		2	0
		s	R/W	[3:1]	Page Scan Mode		3	0

The NAP (Non-significant Address Part), UAP (Upper Address Part), and LAP (Lower Address Part) fields reflected in **Table 1** together comprise the Bluetooth device network address (sometimes referred to herein as the “BD address”) for the slave system being tracked in the particular register **46**. The BD address is, in at least one embodiment, 48 bits long.

The class fields (Class_hi, Class_md, Class_lo) reflected in **Table 1** refer to the particular class of Bluetooth slave system being tracked in the particular register **46**. For instance, PC computers, cellular phones, and personal digital assistants represent different classes of Bluetooth slave devices.

The clock offset fields (clock offset upper, clock offset hi, clock offset md, clock offset lo) reflected in **Table 1** represent a delta value between the master’s clock and the slave’s clock that the slave system maintains in order to synchronize its communications with the master system. This synchronization is required for the hopping scheme provided for in the Bluetooth Specification. The hopping scheme provides that the channel on which the Bluetooth systems in a piconet operate is represented by a pseudo-random hopping sequence through the available channels in the 2.4 GHz ISM band. The hopping sequence is unique for a piconet and is determined by the BD address of the master. The phase in the hopping sequence is determined by the Bluetooth clock of the master system. For this reason, the slave maintains the clock offset fields in order to hop in accordance with the master’s clock.

The AM_ADDR field represented in **Table 1** is an active member address field containing the active slave’s particular address within the piconet. It is used to distinguish among the active members of a piconet. For instance, a piconet that is capable of containing up to seven active slaves must provide for a unique piconet address for each of the active slaves. **Table 1** illustrates that, in at least one embodiment, the AM_ADDR field is three bits long because three bits are needed to generate a binary representation of the number 7 (i.e., 1b’111’).

The FHS_misc field represented in **Table 1** is a field containing the following sub-fields: scan repetition, scan period, and page scan mode. These fields relate to time periods, intervals, and mode for the paging procedure by which connections are established in Bluetooth piconets. A master device sends out a page message to a slave device with which the master is attempting to establish a connection. A slave that is not already connected periodically wakes up in a page scan state and looks for pages that may have been sent to it. In the page scan state, the slave scans for, and receives, page messages. When a page message is successfully received by the slave, there is a synchronization between the master and the slave, thereby establishing a connection between the master and the slave.

Figure 6 and **Table 2**, below, set forth an exemplary format of the information stored in each master register **44**. One skilled in the art will recognize that the format of the master registers **44** will depend on specific design considerations. In general, the master registers **44** contain any context information and parameters necessary to allow the slave system **102-2-102-n** (**Figure 2**) to quickly switch contexts among master systems. The format and the addresses of the information set forth in **Figure 6** and **Table 2** should be taken to be an exemplary format and address scheme only. One skilled in the art will recognize that the fields may be stored in any order, at any register location.

Table 2

<i>address</i>	<i>name</i>	<i>reset</i>	<i>readable/ writable</i>	<i>bit location</i>	<i>connection field</i>	<i>description</i>	<i># of bits</i>	<i>default</i>
0x82	NAP_hi	s	R/W	[7:0]	NAP[15:8]	0x82	8	x00
	NAP_lo	s	R/W	[7:0]	NAP[7:0]	0x83	8	x00
	UAP	s	R/W	[7:0]	UAP[7:0]	0x84	8	x00
	LAP_hi	s	R/W	[7:0]	LAP[23:16]	0x85	8	x00
	LAP_md	s	R/W	[7:0]	LAP[15:8]	0x86	8	x00
	LAP_lo	s	R/W	[7:0]	LAP[7:0]	0x87	8	x00

0x88	Class_hi	s	R/W	[7:0]	class[23:16]	0x88	8	x00
	Class_md	s	R/W	[7:0]	class[15:8]	0x89	8	x00
	Class_lo	s	R/W	[7:0]	class[7:0]	0x8a	8	x00
0x8B	clock offset upper	s	R/W	[7:0]	clock[27:24]	0x8b	8	x00
	clock offset hi	s	R/W	[7:0]	clock[23:16]	0x8c	8	x00
	clock offset md	s	R/W	[7:0]	clock[15:8]	0x8d	8	x00
	clock offset lo	s	R/W	[7:6]	clock[7:0]	0x8e	2	0
0x8F	AM_ADDR	s	R/W	[2:0]	AM_ADDR	0x8f	3	0
0x90	FHS_misc	s	R/W	[7:6]	Scan Repetition	0x90	2	0
			R/W	[5:4]	Scan Period		2	0
			R/W	[3:1]	Page Scan Mode		3	0
0x91	PM_ADDR	s	R/W	[2:0]	assigned PM_ADDR by master	0x91	8	0
0x92	AR_ADDR	s	R/W	[2:0]	assigned AR_ADDR by master	0x92	8	0
0x93	Dsniff_hi	s	R/W	[7:0]	connection specific Dsniff	0x93	8	x00
	Dsniff_lo	s	R/W	[7:0]		0x94	8	x00
0x95	Tsniff_hi	s	R/W	[7:0]	Tsniff	0x95	8	x00
	Tsniff_lo	s	R/W	[7:0]		0x96	8	x00
0x97	N sniff attempt hi	s	R/W	[7:0]	N sniff attempt	0x97	8	x00
	N sniff attempt lo	s	R/W	[7:0]		0x98	8	x00
0x99	N sniff	s	R/W	[7:0]	N sniff timeout	0x99	8	x00

	timeout hi							
	N sniff timeout lo	s	R/W	[7:0]		0x9a	8	x00
0x9B	holdTO_hi	s	R/W	[7:0]	holdTO	0x9b	8	x00
	holdTO_lo	s	R/W	[7:0]		0x9c	8	x00
0x9D	Tbeacon_h i	s	R/W	[7:0]	Park Beacon interval	0x9d	8	x00
	Tbeacon_l o	s	R/W	[7:0]		0x9e	8	x00
0x9F	NB_hi	s	R/W	[7:0]	NB	0x9f	8	x00
	NB_lo	s	R/W	[7:0]		0xa0	8	x00
0xA1	DB_hi	s	R/W	[7:0]	DB	0xa1	8	x00
	DB_lo	s	R/W	[7:0]		0xa2	8	x00
0xA3	TB_hi	s	R/W	[7:0]	TB	0xa3	8	x00
	TB_lo	s	R/W	[7:0]		0xa4	8	x00
0xA5	Maccess_h i	s	R/W	[7:0]	Maccess	0xa5	8	x00
	Maccess_l o	s	R/W	[7:0]		0xa6	8	x00
0xA7	Taccess_hi	s	R/W	[7:0]	Taccess	0xa7	8	x00
	Taccess_lo	s	R/W	[7:0]		0xa8	8	x00
0xA9	Daccess_hi	s	R/W	[7:0]	Daccess	0xa9	8	x00
	Daccess_lo	s	R/W	[7:0]		0xaa	8	x00
0xAB	Nacc_slot hi	s	R/W	[7:0]	Nacc_slot	0xab	8	x00
	Nacc_slot lo	s	R/W	[7:0]		0xac	8	x00
0xAD	NB_sleep hi	s	R/W	[7:0]	NB_sleep	0xad	8	x00
	NB_sleep lo	s	R/W	[7:0]		0xae	8	x00

0xAF	DB_sleep hi	s	R/W	[7:0]	DB_sleep	0xaf	8	x00
	DB_sleep lo	s	R/W	[7:0]		0xb0	8	x00
0xB1	Npoll hi	s	R/W	[7:0]	Npoll	0xb1	8	x00
	Npoll lo	s	R/W	[7:0]		0xb2	8	x00

The NAP (Non-significant Address Part), UAP (Upper Address Part), and LAP (Lower Address Part) fields reflected in **Table 2** together comprise the BD address for the master system being tracked in the particular register **44**. The BD address is, in at least one embodiment, 48 bits long.

The class fields (Class_hi, Class_md, Class_lo) reflected in **Table 2** refer to the particular class of Bluetooth master system being tracked in the particular register **44**.

The master clock offset fields (clock offset upper, clock offset hi, clock offset md, clock offset lo) reflected in **Table 2** represent a delta value between the slave's clock and the master's clock. The master can take this value into account when communicating with a slave in order to plan for a more efficient transmission.

The AM_ADDR field represented in **Table 2** is an active member address field containing the master's particular address within the piconet. It is used by the slave when addressing communication packets to the master. The AM_ADDR field in the master register **44** is a 3-bit field as explained above in connection with **Table 1**.

The FHS_misc field represented in **Table 2** is a field containing the following sub-fields: scan repetition, scan period, and page scan mode, as is explained above in connection with **Table 1**.

The PM_ADDR and AR-ADDR fields relate the park mode. That is, even when a slave is parked, the slave maintains master context data in its master registers 44. When a slave device transitions from a park mode to a slave mode, the slave gives up its AM_ADDR active member address value. Instead, the

5 parked slave receives two new addresses, assigned by the master, to be used in the park mode: PM_ADDR (parked member address) and AR_ADDR (access request address). PM_ADDR distinguishes a parked slave from other parked slaves. In tracking context data for one or more masters, the parked slave keeps track of its PM_ADDR for each master - the PM_ADDR is used by the master in a master-

10 initiated unpark procedure. The AR-ADDR is a master-assigned address to be used by the slave in a slave-initiated unpark procedure.

The next several fields depicted in Table 2 relate to a “sniff” mode. These fields include the Dsniff fields (Dsniff_hi, Dsniff_lo), the Tsniff fields (Tsniff_hi, Tsniff_lo), the Nsniff attempt fields (Nsniff attempt hi, Nsniff attempt lo), and the

15 Nsniff timeout fields (N sniff timeout hi, N sniff timeout l). In the sniff mode, the duty cycle of an active slave’s listen activity is reduced because the time slots in which the master can start transmission to a specific slave are reduced to specified time slots. Therefore, when an active slave is in sniff mode, it need only listen during its assigned sniff slots. These so-called sniff slots are spaced regularly

20 within an interval of T_{sniff} . The slave must listen at the D_{sniff} slot every sniff period, T_{sniff} , for an $N_{sniff\ attempt}$ number of times. If the slave receives a packet during its sniff period, it should continue listening as long as it continues to receive packets. Once the slave stops receiving packets, it should continue listening for $N_{sniff\ timeout}$ more slots or the remaining of the $N_{sniff\ attempt}$ number of slots, whichever is greater.

25 The hold timeout fields (holdTO_hi, holdTO_lo) relate to a hold mode. A slave can be put into a hold mode wherein the slave is still active but its communication abilities on the channel are temporarily limited. During the hold mode, the slave keeps its active member address (AM_ADDR). Before the slave enters the hold mode, the slave and master agree on the time duration that the slave

30 is to remain in the hold mode. This time value is stored in the hold timeout fields.

The remaining fields represented in **Table 2** relate to the beacon channel. To support parked slaves, the master establishes a beacon channel when one or more slaves are parked. The beacon channel is used for the transmission from the master to the parked slave of information that the slave can use for re-

5 synchronization. The beacon channel is also used to carry messages to the parked slaves to change the beacon parameters and to carry general broadcast messages to the parked slaves. Finally, the beacon channel is used for the unparking of one or more parked slaves.

Figure 9 illustrates the organization of at least one embodiment of a

10 Bluetooth system **900**, which is relevant to the following discussion. **Figure 9** illustrates that a Bluetooth system **900**, such as a cell phone or a PDA, consists of a host computer **970** and a peripheral system **972**. The peripheral system **972** includes an analog component and a digital component. The analog component is a radio unit **910**. For additional details concerning at least one aspect of at least

15 one embodiment of the radio unit **910**, please refer to co-pending application U.S. Pat. App. No. _____, Attorney Docket No. M-8890 US, by inventor Albert Liu, entitled "Image-Rejection I/Q Demodulators", filed June 12, 200, which is herein incorporated by reference in its entirety for all purposes. For additional details concerning the operation of at least one aspect of at least one other

20 embodiment of the radio unit **910**, please refer to co-pending application U.S. Pat. App. No. _____, Attorney Docket Number M-8891 US, by inventor Albert Liu, entitled "Receiver Architecture Employing Low Intermediate Frequency And Complex Filtering", filed June 12, 2000, which is herein incorporated by reference in its entirety for all purposes.

25 The digital component of the peripheral system **972** is the host controller **930**. A computing device such as those **102-1**, **102-2 through 102-n** depicted in **Figures 1 and 2** need not necessarily contain all of the elements depicted in **Figure 9** in order to practice the present invention.

The host controller **930** includes hardware components (circuitry) **920**, **940**, **950** and software components **960**, **980**. The external interface **950** performs link management and provides interface functions with a host computer **970**. The host **970** communicates with the host controller **930** via the software of the host interface **980** as it operates on the external interface hardware **950**. The host **970** receives asynchronous event notifications when a significant event has occurred. The host **970** parses the notification to determine what event has occurred. A more detailed discussion of the host interface **980** can be found at Part H:1, "Host Controller Interface Functional Specification" of ver. 1.0b of the Bluetooth Specification, which is hereby incorporated by reference for all purposes.

The link controller **920** performs Bluetooth baseband processing and handles physical layer protocols. The Link Manager software **960** discovers other remote link manager programs and utilizes the services of the link controller **920** to communicate with them.

Figure 9 illustrates that the Link Manager software **960** runs on the state machine **940**. The state machine **940** provides hardware circuits that provide access to the register architecture discussed above in connection with **Figure 4**.

Figures 7, 8 and 9 illustrate that the state machine **940** includes a control portion **944**, a data portion **946**, and an address portion **942**. The data portion of the state machine **940** includes the master registers **44a-44n**, the master index register **40**, the slave registers **46a-46m**, and the slave index register **42**. The address portion **942** of the state machine **940** includes circuits referred to as the Corereg circuit **970** and the Regmux circuit **972**.

Figure 7 is a block diagram depicting the use of the master index to perform context-switching for a slave device. **Figure 7** illustrates that the contents of the master index register **40** are used to select which of the master registers **44** the slave wishes to access. For instance, if the slave wishes to access a first master register **44a**, then a value of **1b'00000000'** is loaded by the host **970** into the master index register **40**. For each of the remaining master registers **44b-44n**, a

corresponding index value is loaded into the master index register **40** when the slave needs to retrieve context data stored in that particular master register **44b-44n**. Once the master index register **40** is loaded with the appropriate value, then the Corereg circuit **70** and Regmux circuit **72** perform logic, described below, to read from, or write to, the master register **44** of interest. A context switch, when a slave desires to switch contexts among masters, is thus performed simply by the host computer's **970** changing of the value in the master index register **40**.

Figure 8 is a block diagram depicting the use of the slave index to perform context-switching for a master device. **Figure 8** illustrates that the contents of the slave index register **42** are used to select which of the slave registers **46** the master wishes to access. For instance, if the master wishes to access a third master register **46c**, then a value of 1b'00000011' is loaded into the slave index register **42**. For each of the remaining slave registers, a corresponding index value is loaded into the slave index register **42** when the master wishes to retrieve context data stored in that particular master register.

Figures 8 and 9 illustrate that, once the host computer **970** loads the slave index register **42** with the appropriate value, then the Corereg circuit **70** and Regmux circuit **72** perform logic, described below, to read from, or write to, the slave register **46** of interest. A context switch, when a master desires to switch contexts among slaves, is thus performed simply by the host computer's **970** changing of the value in the slave index register **42** so that the Corereg **70** and Regmux **72** circuits can operate to retrieve and/or modify the specified contents of the slave register **46** of interest.

The discussion above illustrates that master system having a slave index **42** and one or more slave registers **46** can quickly perform context-switching among slaves. Similarly, **Figure 7** illustrates that a slave system having a master index **40** and one or more master registers **44** can quickly perform context-switching among masters. Because the information described above in **Table 1** is stored in the slave registers **46**, and the information described above in **Table 2** is stored in the master

registers **44**, the context information need not be stored in software data structures nor stored on the microprocessor of the host computer **970**. This allows the context data to be accessed more quickly than if it were transferred from memory to registers upon a context switch.

5 While software running on the host computer **970** does not need to store the context information, it still needs to be able to identify and access the particular context data for the incoming slave that a master is interested in switching to, and must be able to identify and access the particular context data for the incoming master that a slave is interested in switching to. This function of identifying and
10 accessing the context information for the incoming slave or master is accomplished through the use of a slave index **42** and master index **40**, respectively. In at least one embodiment, the slave index **42** is located at register memory location **0xC0** and the master index **40** is located at register memory location **0x81**.

 It is significant to note, as the preceding discussion illustrates, that the
15 present context-switch registers **40**, **42**, **44a-44n**, **46a-46m** are provided in the peripheral system **972** rather than in the host computer **970** of a computing device **900**. With such a scheme, there is no need for the context information to be transferred from the host computer **970** to the peripheral system **972**. This is in direct contrast to, and provides many advantages over, systems that retain context
20 data in the host system. One such system is disclosed in U.S. Pat. No. 5,926,646, entitled "Context-Dependent Memory-Mapped Registers for Transparent Expansion of Register File," and issued to Pickett et al. (hereinafter referred to as "Pickett '646"). Pickett '646 provides within a microprocessor an expanded set of registers in addition to the architected set of registers. In contrast to the Pickett'
25 646 approach, the present architecture does not require that the context information be moved from registers (architected or otherwise) in the host computer **970** to the peripheral system **972** each time a context switch occurs. Such transfer slows down the context-switch operation and burdens the network with transmission of context information. The present architecture therefore provides for versatility in

network systems by permitting the use of slower, lower performance host computers 970 while still supporting relatively fast context switches.

Figure 7, Figure 8, and Figure 9 illustrate that the Corereg circuit 700 is a logic circuit included in the address portion 942 of the state machine 940. The Corereg circuit 700 performs logic to access the desired location within a master register 44 or slave register 46. At least one embodiment of the Corereg register access circuit 70 may be implemented, for example, by Verilog source code listed in Appendix A.

The Corereg register access circuit 70 receives various input values that are provided by software running on the host system 970. One such input value is an Addr_in value, which represents the particular address of the desired field within the master register 44 or slave register 46 of interest. Another input value is the index value in either the master index register 40 or the slave index register 42. For purposes of illustration, reference is made to **Figures 3 and 7** and **Tables 1 and 2**. For instance, a slave system 32 may switch contexts from a first master 102-1 (whose context information is tracked, say, in master register 44a) to a second master 36 (whose context information is tracked, say, in master register 44b). In at least one embodiment, an index value of 4b'0000' represents the first master register 44a while an index value of 4b'0001' represents the second master register 44b. In order to switch the contexts, then, then link controller 920 (**Figure 9**) replaces the index value of 4b'000' with an index value of 4b'0001' in the master index register 40. In this manner, a context switch has occurred.

The Addr_in input address is the address of the particular field within a slave register 46 or master register 44. For instance, **Table 1** indicates that the link controller 920 (**Figure 9**) would set Addr_in to a value of 4b'0xCE' if a master needed to read or modify the AM_ADDR field for a particular active slave.

Figure 7 and Figure 8 illustrate that the Corereg module 70 includes logic provided by the Regmux 72 circuit. In at least one embodiment, the Regmux circuit 72 is a circuit defined by the Verilog source code listed in Appendix B and

is a mux circuit that, given the proper index value and Addr_in value, returns the specific register location of interest.

One skilled in the art will recognize that logic performed by the Corereg 70 and Regmux 72 circuits may be performed by hardware modules, or may be implemented as software modules, firmware modules, or any combination thereof. One skilled in the art will further recognize, that such processing may be implemented as a single hardware or software module that includes various logical functions, rather than separate modules. If implemented in software modules, the software can be executed, for instance, by an embedded CPU that is used instead of the state machine 940.

Figure 11 is a flowchart illustrating a master parameter access software module 1100 that invokes the logic of the state machine 940 to access information in a master register 44. The master parameter access module 1100 contains machine-executable instructions that are executed, for example, on the host computer 970.

Figure 11 illustrates that the host 970, when executing operation 1102, loads the appropriate index value into the master index register 40. For instance, if the master register of interest 44 is a second master register (where the index value for a first master register is zero), then a value of 4b'01' is loaded by the host 970 into the master index register 40 in operation 1102. The host computer 970 then executes operation 1104. Operation 1104 invokes the Corereg logic circuit 70 (**Figure 7**) to write or read from the register of interest 44. Operation 1104 includes a read path and a write path.

Figures 9 and 11 illustrate that, during the read path of operation 1104, the host computer 970 provides the following inputs and then invokes the Corereg logic circuit 70:

- provide the Addr_in address value that identifies the address of field of interest within the register of interest, and

- provide a read control input, which is a read strobe indicating that the contents of the indicated register field should be put onto the data lines 948.

During the write path of operation 1104, the host computer 970 provides
5 the following inputs and then invokes the logic of the Corereg logic circuit 70:

- provide the Addr_in address value that identifies the address of field of interest within the register of interest,
- provide a data value to be written to the indicated register field, and
- provide a write control input, which is a write strobe indicating that the
10 data value should be written to the contents of the indicated register field.

Figure 12 is a flowchart illustrating a slave parameter access software
module 1200 that invokes the logic of the state machine 940 to access information
in a slave register 46. The slave parameter access module 1200 contains machine-
15 executable instructions that are executed, for example, on the host computer 970.

Figure 12 illustrates that the host computer 970, when executing operation
1202, loads the appropriate index value into the slave index register 42. For
instance, if the slave register of interest 46 is a second slave register (where the
index value for a first slave register is zero), then a value of 4b'01' is loaded by the
20 host 970 into the slave index register 42 in operation 1202. The host computer 970
then executes operation 1204. Operation 1204 invokes the Corereg logic circuit 70
(Figure 7) to write or read from the register of interest 46. Operation 1204
includes a read path and a write path.

Figures 9 and 12 illustrate that, during the read path of operation 1204, the
25 host computer 970 provides the following inputs and then invokes the Corereg
logic circuit 70:

- provide the Addr_in address value that identifies the address of field of interest within the register of interest, and
 - provide a read control input, which is a read strobe indicating that the contents of the indicated register field should be put onto the data lines
- 5 **948.**

During the write path of operation **1204**, the host computer **970** provides the following inputs and then invokes the logic of the Corereg logic circuit **70**:

- provide the Addr_in address value that identifies the address of field of interest within the register of interest,
 - provide a data value to be written to the indicated register field, and
 - provide a write control input, which is a write strobe indicating that the data value should be written to the contents of the indicated register field.
- 10

One skilled in the art will recognize that, although the master parameter access module **1100** and the slave parameter access module **1200** have been described as a series of sequential operations, the operations need not necessarily be performed in the order discussed. Instead, the operations may be performed in any order that preserves the functionality described herein. For instance, the respective inputs of the read and write paths may be provided in any order in operations **1104** and **1204**. One skilled in the art will further recognize that operations that have been shown as separate operations may be performed in the same logical group on instructions.

15

20

The computer-readable instructions included in the present invention can be implemented as software instructions on a computer-readable tangible medium such as any magnetic storage medium, including disk and tape storage medium; an optical storage medium, including compact disk memory and a digital video disk storage medium; a nonvolatile memory storage memory; a volatile storage

25

medium; or data transmission medium including packets of electronic data and electromagnetic waves modulated in accordance with the instructions.

Additional information concerning a type of microarchitecture that can be employed in the architecture described herein is disclosed in U.S. Pat. App. No.

5 _____, Attorney Docket Number M-8776 US, by inventors Sherman Lee, Vivian Y. Chou and John H. Lin, entitled "Dynamic Field Patchable Microarchitecture", which is incorporated herein by reference.

Although the invention has been described with reference to particular embodiments, the description is only an example of the invention's application and
10 should not be taken as a limitation. For example, although the above disclosure refers to the Bluetooth specification, the context-switching architecture disclosed herein may be used in any network environment where context-switching among computing devices is performed. For example, the present invention may be employed in any network, such as a client/server network, and need not necessarily
15 be employed in a master/slave network environment. Similarly, the registers described herein need not contain master and slave data, but can rather contain any context data. Various other adaptations and combinations of features of the embodiments disclosed are within the scope of the invention as defined by the following claims.

CLAIMS**WE CLAIM:**

- 1 1. A method of performing a context switch operation, comprising the acts of:
 - 2 accessing context data in a first register of a peripheral system, the first
 - 3 register being associated with a first index value;
 - 4 receiving a second index value from a host computer associated with the
 - 5 peripheral system;
 - 6 accessing context data in a second register of the peripheral system, the
 - 7 second register being associated with the second index value.
- 1 2. The method recited in claim 1, wherein context data further includes:
 - 2 a device address for one of a plurality of network devices;
 - 3 a class value;
 - 4 a clock offset value; and
 - 5 an active member address.
- 1 3. The method recited in claim 1, wherein the accessing context data in a
 - 2 second register further comprises:
 - 3 receiving an address value that identifies an address within the second
 - 4 register;
 - 5 receiving a control input that identifies at least one of a plurality of
 - 6 functions, the plurality of functions including a read function and a write function;

7 receiving, if the control input identifies the write function, a data value; and

8 if the control input identifies the write function, writing the data value to
9 the second register at the address identified by the address value.

1 4. The method recited in claim 1, wherein the accessing context data in a
2 second register further comprises:

3 receiving an address value that identifies an address within the second
4 register;

5 receiving a read control input; and

6 providing the contents of the second register at the address identified by the
7 address value to the host computer.

1 5. The method recited in claim 1, wherein the accessing context data in a
2 second register further comprises:

3 receiving an address value that identifies an address within the second
4 register;

5 receiving a data value;

6 receiving a write control input; and

7 writing the data value to the second register at the address identified by the
8 address value.

1 6. The method recited in claim 1, wherein the accessing context data further
2 comprises:

3 receiving an address value that identifies an address within the second
4 register;

5 receiving a control input that identifies one of a plurality of functions, the
6 plurality of functions including a read function and a write function; and

7 if the control input identifies the read function, providing the contents of
8 the second register at the address identified by the address value to the host
9 computer.

1 7. The method recited in claim 1, wherein the first and second registers are
2 not architected registers.

1 8. A system, comprising:

2 a host computer, the host computer including a microprocessor;

3 at least one peripheral system coupled to the host processor, the peripheral
4 system including a first register, the first register being associated with a first index
5 value, the peripheral system further including a second register, the second register
6 being associated with a second index value;

7 an interface coupled to the host computer and to the peripheral system, the
8 interface being configured to provide the first and second index values from the
9 host computer to the peripheral system; and

10 a register access circuit coupled to the host computer, the register access
11 circuit being configured to access the first register if the first index value is
12 provided by the host computer, the register access circuit being further configured
13 to access the second register if the second index value is provided by the host
14 computer.

1 9. The system recited in claim 8, wherein the first and second context registers
2 are not architected registers.

1 10. The system recited in claim 8, wherein the peripheral system includes a
2 state machine module, the state machine module including:

3 an address portion;

4 a control portion; and

5 a data portion, the first register and the second register being included in the data
6 portion.

1 11. The system recited in claim 8, wherein the peripheral system includes a
2 microprocessor.

1 12. The system recited in claim 10, wherein the address portion comprises a
2 register access circuit.

1 13. The system recited in claim 8, wherein the peripheral system includes a
2 plurality of context registers, wherein each of the plurality of context registers is
3 associated with one of a plurality of index values.

1 14. The system recited in claim 8, wherein the peripheral system includes at
2 least one index register.

CONTEXT SWITCH ARCHITECTURE AND SYSTEM

Sherman Lee

Vivian Y. Chou

John H. Lin

5 ABSTRACT

A method and system for performing context switch operations utilize non-architected registers to store context information. Data in a first context register on a peripheral system is accessed (e.g., read or write) until a host computer provides a new index value to an index register on the peripheral system. A context switch occurs, and the context register associated with the new index value is accessed.

A system that performs context switching includes a host computer, at least one peripheral system coupled to the host computer, an interface between the host computer and the peripheral system, and a register access circuit coupled to the host computer. The register access circuit is configured to access data in a first register on the peripheral system if the first index value is provided by the host computer and is further configured to access data in a second register of a peripheral system if the second index value is provided by the host computer. In at least one embodiment of the system, the first and second registers are not architected registers.

20




FIG. 1 (Prior Art)




FIG. 2 (Prior Art)




Fig 5

40

60

Address Offset	0x80	Piconet Number
	0x81	Master Index
	0x82	
		Master BD_ADDR
	0x88	Master Class
	0x8B	Master Clock Offset
	0x8F	AM_ADDR
	0x90	FHS Miscellaneous
	0x91	PM_ADDR
	0x92	AR_ADDR
	0x93	D Sniff
	0x95	T Sniff
	0x97	
	0x99	N Sniff Attempt
	0x9B	N Sniff Timeout
		Hold Timeout

44

Address Offset	0x9D	Park Beacon Interval
	0x9F	
	0xA1	NB
	0xA3	DB
	0xA5	TB
	0xA7	M Access
	0xA9	T Access
	0xAB	D Access
	0xAD	N Access Slot
	0xAF	NB Sleep
	0xB1	DB Sleep
		N Poll
		Reserved

Fig. 6




FIG. 7




FIG. 8




FIG. 9

10a	10b
-----	-----






Fig. 10b

Context Switching I/O Programming




Fig. 12

DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

Context Switch Architecture And System

which (check) ☒ is attached hereto.
☐ and is amended by the Preliminary Amendment attached hereto.
☐ was filed on _____ as Application Serial No. _____
☐ and was amended on ____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
Number	Country	Day/Month/Year Filed	Yes	No
N/A			<input type="checkbox"/>	<input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date
N/A	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)
N/A		

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivans (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrile (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Michael P. Adams (34,763); Robert B. Morrill (43,817); James E. Parsons (34,691); Philip W. Woo (39,880); Emily Haliday (38,903); Tom Hunter (38,498); Michael J. Halbert (40,633); Gary J. Edwards (41,008); Daniel P. Stewart (41,332); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Mary Jo Bertani (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odozynski (28,769); Cameron K. Kerrigan (44,826); Paul E. Lewkowicz (44,870); Theodore P. Lopez (44,881); Mayankkumar M. Dixit (44,064); Eric Stephenson (38,321); Christopher Allenby (45,906); David C. Hsia (46,235); and Mark J. Rozman (42,117).

Please address all correspondence and telephone calls to:

Shireen Irani Bacon
Attorney for Applicants
SKJERVEN, MORRILL, MacPHERSON, FRANKLIN & FRIEL LLP
25 Metro Drive, Suite 700
San Jose, California 95110-1349

Telephone: 512-794-3600
Facsimile: 512-794-3601

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Full name of first joint inventor: Sherman Lee

Inventor's Signature: _____ Date: _____
Residence: Rancho Palos Verdes, California
Post Office Address: 28531 Cedarbluff Drive Citizenship: US
Rancho Palos Verdes, California 90275

Full name of first inventor: Vivian Y. Chou

Inventor's Signature: _____ Date: _____
Residence: Alhambra, California
Post Office Address: 108 N. Marengo Avenue, Unit E Citizenship: US
Alhambra, California 91801

Full name of second inventor: John H. Lin

Inventor's Signature: _____ Date: _____
Residence: Downey, California
Post Office Address: 7153 Nada Street Citizenship: US
Downey, California 90242

APPENDIX A

```

//*****
***
// RCS HEADER -- DO NOT ERASE
5 // $Author: vivian $
// $Id: corereg.v,v 1.5 2000/05/05 04:09:23 vivian Exp $
// Pivotal Technologies
//*****
***
10 `define REVISION 8'h1
    `define STEP      8'h1
    `define          GLAP  24'h9e8b33
    `define          DLAP  24'h0
15 module          corereg (
    regd_o, nintr_o, reset,
    ownnap, ownuap, ownlap, ownsr, ownsp, ownpagemode, ownclass,
20 auto_pscan_enable, autoistype, auto_iscan_enable, dvroute,
    region,
    rx_setup, tx_setup, dci,
    loopback, rawdmode, starttimer, resendrx, nextrx,
    page, dinq, ginq, pscanbit, discan, giscan, flush, gotoconn,
25 disconn,
    exitpage, exitingq, exitpscan,exitiscan,
    unpark,park,unsniff,sniff,hold, glap, dlap, plap, puap,
    psclkoffset, txamaddr, rxtype_reg,
    txttype, txlength, tbeacon,nb,db,tb,
30 maccess,taccess,daccess,nacc_slot,nb_sleep,db_sleep,npoll,
    tiw_reg,tii_reg,tpw_reg,tpi_reg,page_reg,
    pageresp_reg,newconn_reg,inquiry_reg,inqresp_reg,
    superv_reg, nbc, npage, tx_reg, fifoadr,
    tsco1, dsco1, tsco2, dsco2, tsco3, dsco3,
35 airmode1, airmode2, airmode3, piconetnum, extmuap, extmlap,
    extmclk, extmamaddr, m1_pmaddr, m1_araddr,
    m1_dsniff, m1_tsniff, m1_nsniffatt, m1_nsniff_timer,
    m1_hold_timer, m1_tbeacon, m1_nb, m1_db, m1_tb,
    m1_maccess, m1_taccess, m1_daccess,
40 m1_nacc_slot, m1_nb_sleep, m1_db_sleep, m1_npoll,
    authen_key, encryp_key, encryp_length, encryp_rand,
    freq_out, loadclk, ok2send, carrier_setup, isrand_seed,
    isrand_init,
    s1_uap, s1_lap, s1_dclk, s1_amaddr,
45 s2_uap, s2_lap, s2_dclk, s2_amaddr,
    s3_uap, s3_lap, s3_dclk, s3_amaddr,
    s4_uap, s4_lap, s4_dclk, s4_amaddr,
    s5_uap, s5_lap, s5_dclk, s5_amaddr,
    s6_uap, s6_lap, s6_dclk, s6_amaddr,
50 s7_uap, s7_lap, s7_dclk, s7_amaddr,
    s8_uap, s8_lap, s8_dclk, s8_amaddr,
    //114 op
    clk16, nreset_i,
55 txto, tx_done, clk12_p0t1, clk12_p1t0, ps_done, is_done,

```

```

    tpi_up, tii_up, fhs_detected, page_done, inq_done,
    inqresp_detected,
    supervto, exit_park, parkto, exit_hold, exit_sniff,
    nsniffatt_done,
5    nsniffto, crc_fail, fec_fail, inqrespto, sendfhs,
    inq_detected,
    newconnto, pagerespto, first_poll_recvd, page_detected,
    pollresp_detected, id2_detected, pageresp_detected,
    newrxtype, newrxflow, newrxarqn, newrxseqn,
10    rx_done, rxd_fifo_empty, txa_fifo_full, rxa_fifo_full,
    got_tx, txa_fifo_empty, rxa_fifo_empty,
    mstates, sstates, fifodout,
    freq_index,
    adrin, din, astrobe, dwrite, psres_mode, loadfhs0, loadfhs1,
15    dpdata, packet_end, sm_sendid, sendpoll, con_slave, clkn,
    start_tx
    //63 ip
    );

20    output    [7:0] regd_o;
    output    nintr_o;
    output    reset;
    output    [15:0]      ownnap;
    output    [7:0] ownuap;
25    output    [23:0]      ownlap;
    output    [23:0]      ownclass;
    output    [1:0]      ownsr,ownsp;
    output    [2:0]      ownpagemode;
    output    auto_pscan_enable, autoistype,
30    auto_iscan_enable, dvroute, region;
    output    [7:0] rx_setup, tx_setup;
    output    [7:0] dcl;
    output    loopback, rawdmode, starttimer;
    output    resendrx, nextrx, page, dinq, ginq, pscanbit,
35    discan, giscan;
    output    gotoconn, disconn;
    output    flush,exitpage,exitingq,exitpscan,exitiscan;
    output    unpark,park,unsniff,sniff,hold;
    output    [23:0]      glap, dlap, plap;
40    output    [7:0] puap;
    output    [27:0]      psclkoffset;
    output    [2:0] txamaddr;
    output    [3:0]      txttype;
    output    [15:0]      txlength;
45    /////output    [23:0]      recvdlap;
    /////output    [2:0] recvdamaddr;
    output    [3:0] rxtype_reg;
    /////output    rxflow, rxarqn, rxseqn;
    output    [15:0]      tbeacon,nb,db,tb;
50    output    [15:0]
        maccess,taccess,daccess,nacc_slot,nb_sleep,db_sleep,npoll;
    output    [15:0]      tiw_reg,tii_reg,tpw_reg,tpi_reg,page_reg;
    output    [15:0]
        pageresp_reg,newconn_reg,inquiry_reg,inqresp_reg;
55    output    [15:0]      superv_reg;
    output    [7:0] nbc, npage, tx_reg;
    output    [15:0]      fifoadr;

```

```

output      [7:0] tscol, dscol, tsco2, dsco2, tsco3, dsco3;
output      [1:0] airmode1, airmode2, airmode3;
output      [7:0] piconetnum;
////////output [15:0]      m1_nap;
5  output      [7:0] extmuap;
   output      [23:0]   extmlap;
   //////////output [23:0]   m1_class;
   output      [27:0]   extmclk;
10  output      [2:0] extmamaddr, m1_pmaddr, m1_araddr;
   //////////output [1:0]      m1_sr,m1_sp;
   //////////output [2:0]      m1_pagemode;
   output      [15:0]   m1_dsniff, m1_tsniff, m1_nsniffatt,
m1_nsniff_timer;
   output      [15:0]   m1_hold_timer, m1_tbeacon, m1_nb, m1_db,
15  m1_tb;
   output      [15:0]   m1_maccess, m1_taccess, m1_daccess;
   output      [15:0]   m1_nacc_slot, m1_nb_sleep, m1_db_sleep,
m1_npoll;
20  output      [127:0]   authen_key, encryp_key;
   output      [7:0] encryp_length, encryp_rand;

   //////////output [15:0]      s1_nap;
   output      [7:0] s1_uap;
   output      [23:0]   s1_lap;
25  //////////output [23:0]   s1_class;
   output      [27:0]   s1_dclk;
   output      [2:0] s1_amaddr;
   //////////output [1:0]      s1_sr,s1_sp;
   //////////output [2:0]      s1_pagemode;
30

   //////////output [15:0]      s2_nap;
   output      [7:0] s2_uap;
   output      [23:0]   s2_lap;
   //////////output [23:0]   s2_class;
35  output      [27:0]   s2_dclk;
   output      [2:0] s2_amaddr;
   //////////output [1:0]      s2_sr,s2_sp;
   //////////output [2:0]      s2_pagemode;

40  //////////output [15:0]      s3_nap;
   output      [7:0] s3_uap;
   output      [23:0]   s3_lap;
   //////////output [23:0]   s3_class;
   output      [27:0]   s3_dclk;
45  output      [2:0] s3_amaddr;
   //////////output [1:0]      s3_sr,s3_sp;
   //////////output [2:0]      s3_pagemode;

   //////////output [15:0]      s4_nap;
50  output      [7:0] s4_uap;
   output      [23:0]   s4_lap;
   //////////output [23:0]   s4_class;
   output      [27:0]   s4_dclk;
   output      [2:0] s4_amaddr;
55  //////////output [1:0]      s4_sr,s4_sp;
   //////////output [2:0]      s4_pagemode;

```

```

5  //output [15:0] s5_nap;
   output [7:0] s5_uap;
   output [23:0] s5_lap;
   //output [23:0] s5_class;
   output [27:0] s5_dclk;
   output [2:0] s5_amaddr;
   //output [1:0] s5_sr,s5_sp;
   //output [2:0] s5_pagemode;

10 //output [15:0] s6_nap;
   output [7:0] s6_uap;
   output [23:0] s6_lap;
   //output [23:0] s6_class;
   output [27:0] s6_dclk;
15 output [2:0] s6_amaddr;
   //output [1:0] s6_sr,s6_sp;
   //output [2:0] s6_pagemode;

20 //output [15:0] s7_nap;
   output [7:0] s7_uap;
   output [23:0] s7_lap;
   //output [23:0] s7_class;
   output [27:0] s7_dclk;
   output [2:0] s7_amaddr;
25 //output [1:0] s7_sr,s7_sp;
   //output [2:0] s7_pagemode;

   //output [15:0] s8_nap;
30 output [7:0] s8_uap;
   output [23:0] s8_lap;
   //output [23:0] s8_class;
   output [27:0] s8_dclk;
   output [2:0] s8_amaddr;
   //output [1:0] s8_sr,s8_sp;
35 //output [2:0] s8_pagemode;

   output [15:0] freq_out;
   output loadclk; reg loadclk;
   output [15:0] carrier_setup; reg [15:0]
40 carrier_setup;
   output ok2send;
   output [5:0] isrand_seed;
   output isrand_init;

45
   input clk16, nreset_i;
   input txto, tx_done, clk12_p0t1, clk12_plt0, ps_done, is_done;
   input tpi_up, tii_up, fhs_detected, page_done, inq_done,
   inqresp_detected;
50 input supervto, exit_park, parkto, exit_hold, exit_sniff,
   nsniffatt_done;
   input nsniffto, crc_fail, fec_fail, inqresppto, sendfhs,
   inq_detected;
   input newconnto, pagerespto, first_poll_recvd, page_detected;
55 input pollresp_detected, id2_detected, pageresp_detected;
   input [3:0] newrxtype;
   input newrxflow, newrxarqn, newrxseqn;

```

```

input txa_fifo_full, rxa_fifo_full;
input got_tx, rxd_fifo_empty, txa_fifo_empty, rxa_fifo_empty;
input [4:0] mstates, sstates;
input [7:0] fifodout;
5 input [6:0] freq_index;
input [7:0] adrin, din;
input astrobe, dwrite;
input psres_mode, loadfhs0, loadfhs1;
input [71:0] dpdata;
10 input packet_end, sm_sendid, sendpoll;
input con_slave;
input [27:0] clkcn;
input rx_done, start_tx;

15 wire dwrite;
wire [15:0] loadr;
wire hreset, reset, soffrst;
wire [7:0] fifostat;
20 wire ff_full, ff_empty;

reg [7:0] regd_o;
reg [7:0] regdata;
reg [7:0] upperadr;
25 reg soffrst2, soffrst1;
reg astrb1, astrb2;
reg gotoconn, disconn;
reg ok2send, ok2send1;
reg isrand_init;
30 integer i, j;

35 `include "regmux.v"

/** interrupt generation */
assign nintr_o = ~| ({intstat1,intstat2,intstat3} &
40 ~{intmask1,intmask2,intmask3});

/** reset generation */
assign hreset = ~nreset_i;
45 assign reset = ~nreset_i | soffrst;

/** output data */
always @(posedge clk16)
50 regd_o <= (astrobe | astrb1 | astrb2) ? loadr[7:0] :
regdata;

always@(posedge clk16)
{astrb2, astrb1} <= {astrb1, astrobe};
55

assign loadr = {upperadr, adrin};

```



```
always @(adrin or hop_index or security_index or master_index or
slave_index)
```

```

5      casex (adrin)
        8'h2c:    upperadr = hop_index;
        8'h7f:    upperadr = security_index;
        8'h82:    upperadr = master_index;
        8'h83:    upperadr = master_index;
        8'h84:    upperadr = master_index;
10      8'h85:    upperadr = master_index;
        8'h86:    upperadr = master_index;
        8'h87:    upperadr = master_index;
        8'h88:    upperadr = master_index;
        8'h89:    upperadr = master_index;
15      8'h8a:    upperadr = master_index;
        8'h8b:    upperadr = master_index;
        8'h8c:    upperadr = master_index;
        8'h8d:    upperadr = master_index;
        8'h8e:    upperadr = master_index;
20      8'h8f:    upperadr = master_index;
        8'h9x:    upperadr = master_index;
        8'hax:    upperadr = master_index;
        8'hb0:    upperadr = master_index;
        8'hb1:    upperadr = master_index;
25      8'hb2:    upperadr = master_index;

        8'hc1:    upperadr = slave_index;
        8'hc2:    upperadr = slave_index;
        8'hc3:    upperadr = slave_index;
30      8'hc4:    upperadr = slave_index;
        8'hc5:    upperadr = slave_index;
        8'hc6:    upperadr = slave_index;
        8'hc7:    upperadr = slave_index;
        8'hc8:    upperadr = slave_index;
35      8'hc9:    upperadr = slave_index;
        8'hca:    upperadr = slave_index;
        8'hcb:    upperadr = slave_index;
        8'hcc:    upperadr = slave_index;
        8'hcd:    upperadr = slave_index;
40      8'hce:    upperadr = slave_index;
        8'hcf:    upperadr = slave_index;
        default:upperadr = 8'h0;
        endcase
```

```

45      always @(posedge clk16 or posedge hreset)
            if(hreset)  ownnap <= 16'h0;
            else ownnap <= {(dwrite & ownnap_hi_sel) ? din :
ownnap[15:8],
50      (dwrite & ownnap_lo_sel) ? din : ownnap[7:0]}};

        always @(posedge clk16 or posedge hreset)
            if(hreset)  ownuap <= 8'h0;
            else ownuap <= (dwrite & ownuap_sel) ? din : ownuap;
55      always @(posedge clk16 or posedge hreset)
            if(hreset)  ownlap <= 24'h0;
```

```

        else ownlap <= {(dwrite & ownlap_hi_sel) ? din :
ownlap[23:16],
                    (dwrite & ownlap_md_sel) ? din : ownlap[15:8],
                    (dwrite & ownlap_lo_sel) ? din : ownlap[7:0]};
5
always @(posedge clk16 or posedge hreset)
    if(hreset)   ownclass <= 24'h0;
    else ownclass <= {(dwrite & ownclass_hi_sel) ? din :
ownclass[23:16],
10    (dwrite & ownclass_md_sel) ? din :
    ownclass[15:8],
    (dwrite & ownclass_lo_sel) ? din :
    ownclass[7:0]};

15
assign      ownfhsmisc = {ownsr, ownsp, ownpagemode, 1'b0};
always @(posedge clk16 or posedge hreset)
    if(hreset) {ownsr,ownsp,ownpagemode} <= 7'b0;
20    else {ownsr,ownsp,ownpagemode} <= (dwrite & ownfhsmisc_sel)
    ? din[7:1] : {ownsr,ownsp,ownpagemode};

25
assign      config = {auto_pscan_enable, autoistype,
auto_iscan_enable, 3'b0, dvroute, region};
always @(posedge clk16 or posedge hreset)
    if(hreset) {auto_pscan_enable, autoistype,
auto_iscan_enable, dvroute, region} <= 5'b0;
30    else {auto_pscan_enable, autoistype, auto_iscan_enable,
dvroute, region} <= (dwrite & config_sel) ? {din[7:5],din[1:0]} :
{auto_pscan_enable, autoistype, auto_iscan_enable, dvroute,
region};

35
always @(posedge clk16 or posedge hreset)
    if(hreset) rx_setup <= 8'h01;
    else rx_setup <= (dwrite & rx_setup_sel) ? din : rx_setup;
40
always @(posedge clk16 or posedge hreset)
    if(hreset) tx_setup <= 8'h01;
    else tx_setup <= (dwrite & tx_setup_sel) ? din : tx_setup;

45
always @(posedge clk16 or posedge hreset)
    if(hreset) carrier_setup <= 16'h0001;
    else carrier_setup <=
        {(dwrite & carrier_hi_sel) ? din :
carrier_setup[15:8],
50    (dwrite & carrier_lo_sel) ? din :
    carrier_setup[7:0]};

always @(posedge clk16 or posedge hreset)
55    if(hreset) dci <= 0;
    else dci <= (dwrite & dci_sel) ? din : dci;

```

```

// cmd1
assign      cmd1 =
{1'b0,force_freq,loopback,rawdmode,starttimer,3'b0};
5  always @(posedge clk16)
    {softrst2, softrst1} <= {softrst1, dwrite & cmd1_sel &
    din[0]};
assign      softrst = softrst1 | softrst2;

10  always @(posedge clk16)
    gotoconn <= dwrite & cmd1_sel & din[1];

    always @(posedge clk16)
        disconn <= dwrite & cmd1_sel & din[2];
15  always @(posedge clk16 or posedged reset)
        if(reset) {force_freq,loopback,rawdmode,starttimer} <=
        4'b0;
        else {force_freq,loopback,rawdmode,starttimer} <= (dwrite &
20  cmd1_sel) ? din[6:3] : {force_freq,loopback,rawdmode,starttimer};

//start cmds
25  assign      startcmd =
    {2'b0,page,dinq,ging,pscanbit,discan,giscan};
    always @(posedge clk16)
        {resendrx, nextrx, page,dinq,ging,pscanbit,discan,giscan} <=
    {8{(dwrite & startcmd_sel)}} & din;
30

//stop cmds
assign      stopcmd =
{1'b0,flush,exitpage,1'b0,exiting,exitpscan,1'b0,exitiscan};
35  always @(posedge clk16)
    {flush,exitpage,exiting,exitpscan,exitiscan} <= {6{(dwrite &
    stopcmd_sel)}} & {din[6:5],din[3:2],din[0]};

40  //power saving modes
assign      psaving = {3'b0,unpark,park,unsniff,sniff,hold};
    always @(posedge clk16) {unpark,park,unsniff,sniff,hold} <=
    {5{(dwrite & psaving_sel)}} & din[4:0];

45  //general inquiry LAP
    always @(posedge clk16 or posedged hreset)
        if(hreset) glap <= `GLAP;
        else glap <=      {(dwrite & glap_hi_sel) ? din :
50  glap[23:16],
        (dwrite & glap_md_sel) ? din : glap[15:8],
        (dwrite & glap_lo_sel) ? din : glap[7:0]};

//dedicated inquiry LAP
55  always @(posedge clk16 or posedged hreset)
        if(hreset) dlap <= `DLAP;

```

```

        else dlap <=      {(dwrite & dlap_hi_sel) ? din :
dlap[23:16],
                        (dwrite & dlap_md_sel) ? din : dlap[15:8],
                        (dwrite & dlap_lo_sel) ? din : dlap[7:0]}};
5
//paged slave LAP
always @(posedge clk16 or posedge reset)
    if(reset)    plap <= 0;
    else plap <=      {(dwrite & plap_hi_sel) ? din :
10 plap[23:16],
                        (dwrite & plap_md_sel) ? din : plap[15:8],
                        (dwrite & plap_lo_sel) ? din : plap[7:0]}};

//paged slave UAP
15 always @(posedge clk16 or posedge reset)
    if(reset)    puap <= 0;
    else puap <=      (dwrite & puap_sel) ? din : puap;

20 //Rx forced frequency
always @(posedge clk16 or posedge reset)
    if(reset)    forced_rx <= 0;
    else forced_rx <= (dwrite & forced_rx_sel) ? din :
forced_rx;
25
//Tx forced frequency
//always @(posedge clk16 or posedge reset)
//    if(reset)    forced_tx <= 0;
//    else forced_tx <= (dwrite & forced_tx_sel) ? din :
30 forced_tx;

//paged slave's clock offset
always @(posedge clk16 or posedge reset)
35     if(reset)    psclkoffset <= 0;
    else psclkoffset <=
        {(dwrite & pslave_clk1_sel) ? din[3:0] :
psclkoffset[27:24],
        (dwrite & pslave_clk2_sel) ? din : psclkoffset[23:16],
40     (dwrite & pslave_clk3_sel) ? din : psclkoffset[15:8],
        (dwrite & pslave_clk4_sel) ? din : psclkoffset[7:0]}};

//transmit AMADDR
45 always @(posedge clk16 or posedge reset)
    if(reset)    txamaddr <= 0;
    else txamaddr <= (dwrite & txamaddr_sel) ? din[2:0] :
txamaddr;

50
//transmit type, reset when transmission start
assign    txtypereg = {3'b0,txtype};
always @(posedge clk16 or posedge reset)
    if(reset | start_tx)    txtype <= 5'b0;
55     else if(sm_sendid | sendpoll | sendfhs)
        case({sm_sendid, sendpoll, sendfhs})
            3'b100:    txtype <= 5'b10000;

```

```

        3'b010:    txttype <= 5'b00001;
        3'b001:    txttype <= 5'b00010;
        endcase
        else if(dwwrite & tx_type_sel) txttype <= din[4:0];
5
        //ok2send from LM
        always @(posedge clk16)
            {ok2send, ok2send1} <= {ok2send1, ((dwwrite & tx_type_sel) &
10    din[5])};

        //transmit length
        always @(posedge clk16 or posedged reset)
15    if(reset)    txlength <= 0;
        else txlength <=
            {(dwwrite & tx_length_hi_sel) ? din : txlength[15:8],
            (dwwrite & tx_length_lo_sel) ? din : txlength[7:0]};

20    //seed for inquiry scan random number generator, programmed
        always @(posedge clk16 or posedged reset)
            if(reset)    isrand_seed <= 0;
            else if(dwwrite & isrand_seed_sel)    isrand_seed <= din;
25    always @(posedge clk16) isrand_init <= dwwrite & isrand_seed_sel;

30    //interrupt status - more TBD

        assign    intstat3 = {pintstat3[4], 3'b0, pintstat3[3:0]};
        always @(posedge clk16 or posedged reset)
            if(reset | dwwrite & intrst3_sel & din[7])
35    pintstat3[4] <= 0;
            else if(txto)
                pintstat3[4] <= 1;

        always @(posedge clk16 or posedged reset)
40    if(reset | dwwrite & intrst3_sel & din[3])
            pintstat3[3] <= 0;
            else if(tx_done)
                pintstat3[3] <= 1;

45    //not reset if there's a concurrent rx_done
        always @(posedge clk16 or posedged reset)
            if(reset)
                pintstat3[2] <= 0;
            else if(rx_done)
50    pintstat3[2] <= 1;
            else if(dwwrite & intrst3_sel & din[2])
                pintstat3[2] <= 0;

        always @(posedge clk16 or posedged reset)
55    if(reset | dwwrite & intrst3_sel & din[1])
            pintstat3[1] <= 0;
            else if(clk12_p0t1)

```

```

        pintstat3[1] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst3_sel & din[0])
5        pintstat3[0] <= 0;
    else if(clk12_plt0)
        pintstat3[0] <= 1;

10
always @(posedge clk16 or posedge reset)
    if(reset | ps_done | dwrite & intrst1_sel & din[7])
        intstat1[7] <= 0;
    else if(tpi_up)    intstat1[7] <= 1;

15
always @(posedge clk16 or posedge reset)
    if(reset | is_done | dwrite & intrst1_sel & din[6])
        intstat1[6] <= 0;
    else if(tii_up)    intstat1[6] <= 1;

20
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[5])
        intstat1[5] <= 0;
    else if(ps_done)    intstat1[5] <= 1;

25
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[4])
        intstat1[4] <= 0;
    else if(fhs_detected)    intstat1[4] <= 1;

30
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[3])
        intstat1[3] <= 0;
    else if(page_done)    intstat1[3] <= 1;

35
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[2])
        intstat1[2] <= 0;
    else if(is_done)    intstat1[2] <= 1;

40
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[1])
        intstat1[1] <= 0;
    else if(inq_done)    intstat1[1] <= 1;

45
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[0])
        intstat1[0] <= 0;
    else if(inqresp_detected)    intstat1[0] <= 1;

50

assign    intstat2 = {pintstat2, ff_full, ff_empty};
always @(posedge clk16 or posedge reset)
55    if(reset | dwrite & intrst2_sel & din[7])
        pintstat2[7] <= 0;
    else if(supervto)    pintstat2[7] <= 1;

```

```

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[6])
        pintstat2[6] <= 0;
5      else if(exit_park | parkto)    pintstat2[6] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[5])
        pintstat2[5] <= 0;
10     else if(exit_hold)            pintstat2[5] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[4])
        pintstat2[4] <= 0;
15     else if(exit_sniff | nsniffatt_done | nsniffsto)
        pintstat2[4] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[3])
        pintstat2[3] <= 0;
20     else if(crc_fail) pintstat2[3] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[2])
        pintstat2[2] <= 0;
25     else if(fec_fail) pintstat2[2] <= 1;

//interrupt mask
30 always @(posedge clk16 or posedge hreset)
    if(hreset) intmask3 <= 0;
    else intmask3 <= (dwrite & intmask3_sel) ?
    {din[7],3'b0,din[3:0]} : intmask3;

35 always @(posedge clk16 or posedge hreset)
    if(hreset) intmask2 <= 8'b0000_0011;
    else intmask2 <= (dwrite & intmask2_sel) ? din : intmask2;

always @(posedge clk16 or posedge hreset)
40     if(hreset) intmask1 <= 0;
    else intmask1 <= (dwrite & intmask1_sel) ? din : intmask1;

45 //inquiry scan status, reset by interrupt reset1 bit 2
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[2])
        iscanstat[2] <= 0;
    else if(inqrespto)    iscanstat[2] <= 1;
50

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[2])
        iscanstat[1] <= 0;
    else if(sendfhs)    iscanstat[1] <= 1;
55

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst1_sel & din[2])

```

```

        iscanstat[0] <= 0;
    else if(inq_detected)    iscanstat[0] <= 1;

5
    //page scan status, reset by interrupt reset1 bit 5
    assign    pscanstat = {ppscanstat[4:3], 3'b0, ppscanstat[2:0]};
    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[5])
10            ppscanstat[4] <= 0;
        else if(newconnto)    ppscanstat[4] <= 1;

    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[5])
15            ppscanstat[3] <= 0;
        else if(pagerespto)    ppscanstat[3] <= 1;

    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[5])
20            ppscanstat[2] <= 0;
        else if(first_poll_recvd)    ppscanstat[2] <= 1;

    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[5])
25            ppscanstat[1] <= 0;
        else if(fhs_detected)    ppscanstat[1] <= 1;

    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[5])
30            ppscanstat[0] <= 0;
        else if(page_detected)    ppscanstat[0] <= 1;

35
    //page status, reset by interrupt reset1 bit 3
    assign    pagestat = {ppagestat[4:3], 3'b0, ppagestat[2:0]};
    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[3])
40            ppagestat[4] <= 0;
        else if(newconnto)    ppagestat[4] <= 1;

    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[3])
45            ppagestat[3] <= 0;
        else if(pagerespto)    ppagestat[3] <= 1;

    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[3])
50            ppagestat[2] <= 0;
        else if(pollresp_detected)    ppagestat[2] <= 1;

    always @(posedge clk16 or posedge reset)
        if(reset | dwrite & intrst1_sel & din[3])
55            ppagestat[1] <= 0;
        else if(id2_detected)    ppagestat[1] <= 1;

    always @(posedge clk16 or posedge reset)

```



```

        if(reset | dwrite & intrst1_sel & din[3])
            ppagestat[0] <= 0;
        else if(pageresp_detected)    ppagestat[0] <= 1;

5

//psaving state status, reset by interrupt reset bit 5,6,7
always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[5])
10        psavstat[0] <= 0;
    else if(exit_hold)    psavstat[0] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[6])
15        psavstat[1] <= 0;
    else if(exit_park)    psavstat[1] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[6])
20        psavstat[2] <= 0;
    else if(parkto)    psavstat[2] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[7])
25        psavstat[3] <= 0;
    else if(nsniffatt_done) psavstat[3] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[7])
30        psavstat[4] <= 0;
    else if(nsniffsto) psavstat[4] <= 1;

always @(posedge clk16 or posedge reset)
    if(reset | dwrite & intrst2_sel & din[7])
35        psavstat[5] <= 0;
    else if(exit_sniff)    psavstat[5] <= 1;

40

//received LAP
always @(posedge clk16 or posedge reset)
    if(reset)    recvdlap <= 0;
    else recvdlap <= (loadfhs0) ? dpdata[57:34] : recvdlap;
45

//received AM_ADDR
always @(posedge clk16 or posedge reset)
    if(reset)    recvdamaddr <= 0;
    else recvdamaddr <= (loadfhs1) ? dpdata[42:40] :
50    recvdamaddr;

//received Type, Flow, ARQN, SEQN
assign    recvdstat = {rxtype_reg, rxflow, rxarqn, rxseqn};
always @(posedge clk16 or posedge reset)
55    if(reset)    {rxtype_reg, rxflow, rxarqn, rxseqn} <= 7'b0;

```

```

        else {rxtype_reg, rxflow, rxarqn, rxseqn} <= (packet_end) ?
        {newrxtype, newrxflow, newrxarqn, newrxseqn} : {rxtype_reg,
        rxflow, rxarqn, rxseqn};

```

5

```

//master state parameters

```

10

```

always @(posedge clk16 or posedge hreset)
    if(hreset) tbeacon <= 16'h0;
    else tbeacon <= {(dwrite & tbeacon_hi_sel) ? din :
tbeacon[15:8],
                    (dwrite & tbeacon_lo_sel) ? din :
tbeacon[7:0]};

```

15

```

always @(posedge clk16 or posedge hreset)
    if(hreset) nb <= 16'h0;
    else nb <= {(dwrite & nb_hi_sel) ? din : nb[15:8],
                (dwrite & nb_lo_sel) ? din : nb[7:0]};

```

20

```

always @(posedge clk16 or posedge hreset)
    if(hreset) db <= 16'h0;
    else db <= {(dwrite & db_hi_sel) ? din : db[15:8],
                (dwrite & db_lo_sel) ? din : db[7:0]};

```

25

```

always @(posedge clk16 or posedge hreset)
    if(hreset) tb <= 16'h0;
    else tb <= {(dwrite & tb_hi_sel) ? din : tb[15:8],
                (dwrite & tb_lo_sel) ? din : tb[7:0]};

```

30

```

always @(posedge clk16 or posedge hreset)
    if(hreset) maccess <= 16'h0;
    else maccess <= {(dwrite & maccess_hi_sel) ? din :
maccess[15:8],

```

35

```

                    (dwrite & maccess_lo_sel) ? din :
maccess[7:0]};

```

```

always @(posedge clk16 or posedge hreset)
    if(hreset) taccess <= 16'h0;
    else taccess <= {(dwrite & taccess_hi_sel) ? din :
taccess[15:8],
                    (dwrite & taccess_lo_sel) ? din :
taccess[7:0]};

```

40

```

always @(posedge clk16 or posedge hreset)
    if(hreset) daccess <= 16'h0;
    else daccess <= {(dwrite & daccess_hi_sel) ? din :
daccess[15:8],

```

45

```

                    (dwrite & daccess_lo_sel) ? din :
daccess[7:0]};

```

50

```

always @(posedge clk16 or posedge hreset)
    if(hreset) nacc_slot <= 16'h0;
    else nacc_slot <= {(dwrite & nacc_slot_hi_sel) ? din :
nacc_slot[15:8],
                    (dwrite & nacc_slot_lo_sel) ? din :
nacc_slot[7:0]};

```

55

```

always @(posedge clk16 or posedge hreset)
    if(hreset) nb_sleep <= 16'h0;
    else nb_sleep <= {(dwrite & nb_sleep_hi_sel) ? din :
5 nb_sleep[15:8],
    (dwrite & nb_sleep_lo_sel) ? din :
nb_sleep[7:0]};

always @(posedge clk16 or posedge hreset)
10    if(hreset) db_sleep <= 16'h0;
    else db_sleep <= {(dwrite & db_sleep_hi_sel) ? din :
db_sleep[15:8],
    (dwrite & db_sleep_lo_sel) ? din :
15 db_sleep[7:0]};

always @(posedge clk16 or posedge hreset)
    if(hreset) npoll <= 16'h0;
    else npoll <= {(dwrite & npoll_hi_sel) ? din :
20 npoll[15:8],
    (dwrite & npoll_lo_sel) ? din : npoll[7:0]};

//timers

25 always @(posedge clk16 or posedge hreset)
    if(hreset) tiw_reg <= 16'h0;
    else tiw_reg <= {(dwrite & tiw_reg_hi_sel) ? din :
tiw_reg[15:8],
    (dwrite & tiw_reg_lo_sel) ? din :
30 tiw_reg[7:0]};

always @(posedge clk16 or posedge hreset)
    if(hreset) tii_reg <= 16'h0;
    else tii_reg <= {(dwrite & tii_reg_hi_sel) ? din :
35 tii_reg[15:8],
    (dwrite & tii_reg_lo_sel) ? din :
tii_reg[7:0]};

always @(posedge clk16 or posedge hreset)
40    if(hreset) tpw_reg <= 16'h0;
    else tpw_reg <= {(dwrite & tpw_reg_hi_sel) ? din :
tpw_reg[15:8],
    (dwrite & tpw_reg_lo_sel) ? din :
45 tpw_reg[7:0]};

always @(posedge clk16 or posedge hreset)
    if(hreset) tpi_reg <= 16'h0;
    else tpi_reg <= {(dwrite & tpi_reg_hi_sel) ? din :
50 tpi_reg[15:8],
    (dwrite & tpi_reg_lo_sel) ? din :
tpi_reg[7:0]};

always @(posedge clk16 or posedge hreset)
55    if(hreset) page_reg <= 16'h0;
    else page_reg <=
        {(dwrite & page_reg_hi_sel) ? din : page_reg[15:8],
        (dwrite & page_reg_lo_sel) ? din : page_reg[7:0]};

```

```

always @(posedge clk16 or posedge hreset)
    if(hreset) pageresp_reg <= 16'h0;
    else pageresp_reg <=
5      {(dwrite & pageresp_reg_hi_sel) ? din :
pageresp_reg[15:8],
      (dwrite & pageresp_reg_lo_sel) ? din :
pageresp_reg[7:0]};

10 always @(posedge clk16 or posedge hreset)
    if(hreset) newconn_reg <= 16'h0;
    else newconn_reg <=
      {(dwrite & newconn_reg_hi_sel) ? din :
newconn_reg[15:8],
15      (dwrite & newconn_reg_lo_sel) ? din :
newconn_reg[7:0]};

always @(posedge clk16 or posedge hreset)
    if(hreset) inquiry_reg <= 16'h0;
    else inquiry_reg <=
20      {(dwrite & inquiry_reg_hi_sel) ? din :
inquiry_reg[15:8],
      (dwrite & inquiry_reg_lo_sel) ? din :
inquiry_reg[7:0]};

25 always @(posedge clk16 or posedge hreset)
    if(hreset) inqresp_reg <= 16'h0;
    else inqresp_reg <=
      {(dwrite & inqresp_reg_hi_sel) ? din :
30      inqresp_reg[15:8],
      (dwrite & inqresp_reg_lo_sel) ? din :
inqresp_reg[7:0]};

always @(posedge clk16 or posedge hreset)
    if(hreset) superv_reg <= 16'h0;
    else superv_reg <=
35      {(dwrite & superv_reg_hi_sel) ? din :
superv_reg[15:8],
      (dwrite & superv_reg_lo_sel) ? din :
40      superv_reg[7:0]};

always @(posedge clk16 or posedge hreset)
    if(hreset) nbc <= 8'h0;
    else nbc <= (dwrite & nbc_sel) ? din : nbc;

45 always @(posedge clk16 or posedge hreset)
    if(hreset) npage <= 8'h0;
    else npage <= (dwrite & npage_sel) ? din : npage;

50 always @(posedge clk16 or posedge hreset)
    if(hreset) tx_reg <= 8'h0;
    else tx_reg <= (dwrite & tx_reg_sel) ? din : tx_reg;

55
//SCO

```

```

always @(posedge clk16 or posedge reset)
    if(reset)    tscol <= 8'h0;
    else tscol <= (dwrite & tscol_sel) ? din : tscol;

5  always @(posedge clk16 or posedge reset)
    if(reset)    dscol <= 8'h0;
    else dscol <= (dwrite & dscol_sel) ? din : dscol;

always @(posedge clk16 or posedge reset)
10  if(reset)    airmodel <= 8'h0;
    else airmodel <= (dwrite & airmodel_sel) ? din[1:0] :
    airmodel;

always @(posedge clk16 or posedge reset)
15  if(reset)    tsco2 <= 8'h0;
    else tsco2 <= (dwrite & tsco2_sel) ? din : tsco2;

always @(posedge clk16 or posedge reset)
20  if(reset)    dsco2 <= 8'h0;
    else dsco2 <= (dwrite & dsco2_sel) ? din : dsco2;

always @(posedge clk16 or posedge reset)
    if(reset)    airmode2 <= 8'h0;
    else airmode2 <= (dwrite & airmode2_sel) ? din[1:0] :
25  airmode2;

always @(posedge clk16 or posedge reset)
    if(reset)    tsco3 <= 8'h0;
    else tsco3 <= (dwrite & tsco3_sel) ? din : tsco3;
30

always @(posedge clk16 or posedge reset)
    if(reset)    dsco3 <= 8'h0;
    else dsco3 <= (dwrite & dsco3_sel) ? din : dsco3;

35  always @(posedge clk16 or posedge reset)
    if(reset)    airmode3 <= 8'h0;
    else airmode3 <= (dwrite & airmode3_sel) ? din[1:0] :
    airmode3;

40

//hop frequency / power level index reg
always @(posedge clk16 or posedge reset)
    if(reset)    hop_index <= 0;
45  else hop_index <= (dwrite & hop_index_sel) ? din :
    hop_index;

always @(posedge clk16 or posedge hreset)
50  for (i=0; i<79; i=i+1)
    if(hreset) {hopfreq_hi[i],hopfreq_lo[i]} <= 0;
    else {hopfreq_hi[i],hopfreq_lo[i]} <=
        {(dwrite & hopfreq_hi_sel[i]) ? din : hopfreq_hi[i],
55  (dwrite & hopfreq_lo_sel[i]) ? din : hopfreq_lo[i]};

always @(posedge clk16 or posedge hreset)

```

```

    for (j=0; j<64; j=j+1)
    if(hreset) power[j] <= 0;
    else power[j] <= (dwrite & power_sel[j]) ? din : power[j];

```

5

```

    //freq selection
    assign      freq_out = (force_freq) ? {hopfreq_hi[forced_rx],
10 hopfreq_lo[forced_rx]} : {hopfreq_hi[freq_index],
    hopfreq_lo[freq_index]};

```

15

```

    //FIFO status
    assign      fifostat = {got_tx, txa_fifo_full, ~rx_d_fifo_empty,
    rxa_fifo_full, ~got_tx, txa_fifo_empty, rx_d_fifo_empty,
    rxa_fifo_empty};
20 assign      ff_full = | fifostat[3:0];
    assign      ff_empty = | fifostat[7:4];

```

25

```

    `include "secureg.v"
    `include "extmaster.v"
30 `include "extslave.v"
    `include "freqreg.v"

    endmodule

```

APPENDIX B

```

//*****
***
// RCS HEADER -- DO NOT ERASE
5 // $Author: vivian $
// $Id: regmux.v,v 1.2 2000/05/02 20:53:06 vivian Exp $
// Pivotal Technologies
//*****
***
10 //include file in corereg.v

wire revision_sel;
15 wire stepping_sel;
wire ownnap_hi_sel;
wire ownnap_lo_sel;
wire ownuap_sel;
wire ownlap_hi_sel;
20 wire ownlap_md_sel;
wire ownlap_lo_sel;
wire ownclass_hi_sel;
wire ownclass_md_sel;
wire ownclass_lo_sel;
25 wire ownfhsmisc_sel;
wire config_sel;
wire rx_setup_sel;
wire tx_setup_sel;
wire carrier_hi_sel;
30 wire carrier_lo_sel;
wire cmd1_sel;
wire startcmd_sel;
wire stopcmd_sel;
wire psaving_sel;
35 wire glap_hi_sel;
wire glap_md_sel;
wire glap_lo_sel;
wire dlap_hi_sel;
wire dlap_md_sel;
40 wire dlap_lo_sel;
wire plap_hi_sel;
wire plap_md_sel;
wire plap_lo_sel;
wire puap_sel;
45 wire forced_rx_sel;
wire dci_sel;
wire pslave_clk1_sel;
wire pslave_clk2_sel;
wire pslave_clk3_sel;
50 wire pslave_clk4_sel;
wire txamaddr_sel;
wire tx_type_sel;
wire tx_length_hi_sel;
wire tx_length_lo_sel;
55 wire isrand_seed_sel;

```

```

    wire intstat3_sel;
    wire intmask3_sel;
    wire intrst3_sel;
    wire intstat1_sel;
5   wire intmask1_sel;
    wire intrst1_sel;
    wire intstat2_sel;
    wire intmask2_sel;
    wire intrst2_sel;
10  wire iscanstat_sel;
    wire pscanstat_sel;
    wire pagestatus_sel;
    wire psavstat_sel;
    wire recvdlap_up_sel;
15  wire recvdlap_md_sel;
    wire recvdlap_lo_sel;
    wire recvdamaddr_sel;
    wire recvdstat_sel;
    wire mstates_sel;
20  wire sstates_sel;
    wire tbeacon_hi_sel;
    wire tbeacon_lo_sel;
    wire nb_hi_sel;
    wire nb_lo_sel;
25  wire db_hi_sel;
    wire db_lo_sel;
    wire tb_hi_sel;
    wire tb_lo_sel;
    wire maccess_hi_sel;
30  wire maccess_lo_sel;
    wire taccess_hi_sel;
    wire taccess_lo_sel;
    wire daccess_hi_sel;
    wire daccess_lo_sel;
35  wire nacc_slot_hi_sel;
    wire nacc_slot_lo_sel;
    wire nb_sleep_hi_sel;
    wire nb_sleep_lo_sel;
    wire db_sleep_hi_sel;
40  wire db_sleep_lo_sel;
    wire npoll_hi_sel;
    wire npoll_lo_sel;
    wire tiw_reg_hi_sel;
    wire tiw_reg_lo_sel;
45  wire tii_reg_hi_sel;
    wire tii_reg_lo_sel;
    wire tpw_reg_hi_sel;
    wire tpw_reg_lo_sel;
    wire tpi_reg_hi_sel;
50  wire tpi_reg_lo_sel;
    wire page_reg_hi_sel;
    wire page_reg_lo_sel;
    wire pageresp_reg_hi_sel;
    wire pageresp_reg_lo_sel;
55  wire newconn_reg_hi_sel;
    wire newconn_reg_lo_sel;
    wire inquiry_reg_hi_sel;

```



```

wire inquiry_reg_lo_sel;
wire inqresp_reg_hi_sel;
wire inqresp_reg_lo_sel;
wire nbc_sel;
5 wire npage_sel;
  wire tx_reg_sel;
  wire superv_reg_hi_sel;
  wire superv_reg_lo_sel;
  wire fifoadr_hi_sel;
10 wire fifoadr_lo_sel;
  wire fifo_data_sel;
  wire fifo_status_sel;
  wire tscol_sel;
  wire dscol_sel;
15 wire airmodel_sel;
  wire tsco2_sel;
  wire dsco2_sel;
  wire airmode2_sel;
  wire tsco3_sel;
20 wire dsco3_sel;
  wire airmode3_sel;
  wire piconetnum_sel;
  wire master_index_sel;
  wire m1_nap_hi_sel;
25 wire m1_nap_lo_sel;
  wire m1_uap_sel;
  wire m1_lap_hi_sel;
  wire m1_lap_md_sel;
  wire m1_lap_lo_sel;
30 wire m1_class_hi_sel;
  wire m1_class_md_sel;
  wire m1_class_lo_sel;
  wire m1_dclk_up_sel;
  wire m1_dclk_hi_sel;
35 wire m1_dclk_md_sel;
  wire m1_dclk_lo_sel;
  wire m1_amaddr_sel;
  wire m1_fhsmisc_sel;
  wire m1_pmaddr_sel;
40 wire m1_araddr_sel;
  wire m1_dsniff_hi_sel;
  wire m1_dsniff_lo_sel;
  wire m1_tsniff_hi_sel;
  wire m1_tsniff_lo_sel;
45 wire m1_nsniffatt_hi_sel;
  wire m1_nsniffatt_lo_sel;
  wire m1_nsniff_timer_hi_sel;
  wire m1_nsniff_timer_lo_sel;
  wire m1_hold_timer_hi_sel;
50 wire m1_hold_timer_lo_sel;
  wire m1_tbeacon_hi_sel;
  wire m1_tbeacon_lo_sel;
  wire m1_nb_hi_sel;
  wire m1_nb_lo_sel;
55 wire m1_db_hi_sel;
  wire m1_db_lo_sel;
  wire m1_tb_hi_sel;

```



```
wire s1_uap_sel;
wire s1_lap_hi_sel;
wire s1_lap_md_sel;
wire s1_lap_lo_sel;
wire s1_class_hi_sel;
wire s1_class_md_sel;
wire s1_class_lo_sel;
wire s1_dclk_up_sel;
wire s1_dclk_hi_sel;
wire s1_dclk_md_sel;
wire s1_dclk_lo_sel;
wire s1_amaddr_sel;
wire s1_fhsmisc_sel;
wire s2_nap_hi_sel;
wire s2_nap_lo_sel;
wire s2_uap_sel;
wire s2_lap_hi_sel;
wire s2_lap_md_sel;
wire s2_lap_lo_sel;
wire s2_class_hi_sel;
wire s2_class_md_sel;
wire s2_class_lo_sel;
wire s2_dclk_up_sel;
wire s2_dclk_hi_sel;
wire s2_dclk_md_sel;
wire s2_dclk_lo_sel;
wire s2_amaddr_sel;
wire s2_fhsmisc_sel;
wire s3_nap_hi_sel;
wire s3_nap_lo_sel;
wire s3_uap_sel;
wire s3_lap_hi_sel;
wire s3_lap_md_sel;
wire s3_lap_lo_sel;
wire s3_class_hi_sel;
wire s3_class_md_sel;
wire s3_class_lo_sel;
wire s3_dclk_up_sel;
wire s3_dclk_hi_sel;
wire s3_dclk_md_sel;
wire s3_dclk_lo_sel;
wire s3_amaddr_sel;
wire s3_fhsmisc_sel;
wire s4_nap_hi_sel;
wire s4_nap_lo_sel;
wire s4_uap_sel;
wire s4_lap_hi_sel;
wire s4_lap_md_sel;
wire s4_lap_lo_sel;
wire s4_class_hi_sel;
wire s4_class_md_sel;
wire s4_class_lo_sel;
wire s4_dclk_up_sel;
wire s4_dclk_hi_sel;
wire s4_dclk_md_sel;
wire s4_dclk_lo_sel;
wire s4_amaddr_sel;
```

[illegible]

```

wire s8_dclk_md_sel;
wire s8_dclk_lo_sel;
wire s8_amaddr_sel;
wire s8_fhsmisc_sel;

5
    reg [15:0]      ownnap;
    reg [7:0]  ownuap;
    reg [23:0]      ownlap;
10   reg [23:0]      ownclass;
    wire [7:0] ownfhsmisc; reg [1:0] ownsr,ownsp; reg [2:0]
    ownpagemode;
    wire [7:0] config;          reg auto_pscan_enable, autoistype,
    auto_iscan_enable, dvroute, region;
15   reg [7:0] rx_setup, tx_setup;
    reg [7:0] dci;
    wire [7:0] cmdl;          reg force_freq, loopback, rawdmode,
    starttimer;
    wire [7:0] startcmd; reg resendrx, nextrx, page, dinq, ginq,
20   pscanbit, discan, giscan;
    wire [7:0] stopcmd; reg
    flush,exitpage,exitinq,exitpscan,exitiscan;
    wire [7:0] psaving; reg unpark,park,unsniff,sniff,hold;
    reg [23:0] glap, dlap, plap;
25   reg [7:0] puap;
    reg [7:0] forced_rx;
    reg [27:0] psclkoffset;
    reg [2:0] txamaddr;
    wire [7:0] txtypereg; reg [4:0] txttype;
30   reg [15:0] txlength;
    reg [5:0] isrand_seed;
    wire [7:0] intstat3; reg [4:0] pintstat3;
    reg [7:0] intmask3;
    wire [7:0] intstat2; reg [7:2] pintstat2;
35   reg [7:0] intmask2;
    reg [7:0] intstat1, intmask1;
    reg [2:0] iscanstat;
    wire [7:0] pscanstat; reg [4:0] ppscanstat;
    wire [7:0] pagestat; reg [4:0] ppagestat;
40   reg [5:0] psavstat;
    reg [23:0] recvdlap;
    reg [2:0] recvdamaddr;
    wire [7:1] recvdstat;
    reg [3:0] rxtype_reg;
45   reg rxflow, rxarqn, rxseqn;
    reg [15:0] tbeacon,nb,db,tb;
    reg [15:0]
    maccess,taccess,daccess,nacc_slot,nb_sleep,db_sleep,npoll;
    reg [15:0] tiw_reg,tii_reg,tpw_reg,tpi_reg,page_reg;
50   reg [15:0]
    pageresp_reg,newconn_reg,inquiry_reg,inqresp_reg;
    reg [15:0] superv_reg;
    reg [7:0] nbc, npage, tx_reg;
    reg [15:0] fifoadr;
55   reg [7:0] tsco1, dsco1, tsco2, dsco2, tsco3, dsco3;
    reg [1:0] airmode1, airmode2, airmode3;
    reg [7:0] piconetnum;

```

```

reg    [7:0] master_index;
reg    [15:0] extmnap, m1_nap;
reg    [7:0] extmuap, m1_uap;
reg    [23:0] extmlap, m1_lap;
5  reg    [23:0] m1_class;
reg    [27:0] extmclk, m1_dclk;
reg    [2:0] extmamaddr, m1_amaddr;
reg    [2:0] m1_pmaddr, m1_araddr;
wire   [7:0] m1_fhsmisc; reg [1:0] m1_sr, m1_sp; reg [2:0]
10 m1_pagemode;
reg    [15:0] m1_dsniff, m1_tsniff, m1_nsniffatt,
m1_nsniff_timer;
reg    [15:0] m1_hold_timer, m1_tbeacon, m1_nb, m1_db, m1_tb;
reg    [15:0] m1_maccess, m1_taccess, m1_daccess;
15 reg    [15:0] m1_nacc_slot, m1_nb_sleep, m1_db_sleep,
m1_npoll;
reg    [7:0] security_index;
reg    [127:0] authen_key, encryp_key;
reg    [7:0] encryp_length, encryp_rand;
20 reg    [7:0] hop_index;
reg    [7:0] hopfreq_hi [78:0];
reg    [7:0] hopfreq_lo [78:0];
reg    [7:0] power [63:0];

25 reg    [7:0] slave_index;
reg    [15:0] s1_nap;
reg    [7:0] s1_uap;
reg    [23:0] s1_lap;
reg    [23:0] s1_class;
30 reg    [27:0] s1_dclk;
reg    [2:0] s1_amaddr;
wire   [7:0] s1_fhsmisc; reg [1:0] s1_sr, s1_sp; reg [2:0]
s1_pagemode;

35 reg    [15:0] s2_nap;
reg    [7:0] s2_uap;
reg    [23:0] s2_lap;
reg    [23:0] s2_class;
reg    [27:0] s2_dclk;
40 reg    [2:0] s2_amaddr;
wire   [7:0] s2_fhsmisc; reg [1:0] s2_sr, s2_sp; reg [2:0]
s2_pagemode;

reg    [15:0] s3_nap;
45 reg    [7:0] s3_uap;
reg    [23:0] s3_lap;
reg    [23:0] s3_class;
reg    [27:0] s3_dclk;
reg    [2:0] s3_amaddr;
50 wire   [7:0] s3_fhsmisc; reg [1:0] s3_sr, s3_sp; reg [2:0]
s3_pagemode;

reg    [15:0] s4_nap;
reg    [7:0] s4_uap;
55 reg    [23:0] s4_lap;
reg    [23:0] s4_class;
reg    [27:0] s4_dclk;

```

```

reg    [2:0] s4_amaddr;
wire   [7:0] s4_fhsmisc; reg [1:0] s4_sr,s4_sp; reg [2:0]
s4_pagemode;

5  reg    [15:0] s5_nap;
   reg    [7:0] s5_uap;
   reg    [23:0] s5_lap;
   reg    [23:0] s5_class;
   reg    [27:0] s5_dclk;
10  reg    [2:0] s5_amaddr;
   wire   [7:0] s5_fhsmisc; reg [1:0] s5_sr,s5_sp; reg [2:0]
s5_pagemode;

   reg    [15:0] s6_nap;
15  reg    [7:0] s6_uap;
   reg    [23:0] s6_lap;
   reg    [23:0] s6_class;
   reg    [27:0] s6_dclk;
   reg    [2:0] s6_amaddr;
20  wire   [7:0] s6_fhsmisc; reg [1:0] s6_sr,s6_sp; reg [2:0]
s6_pagemode;

   reg    [15:0] s7_nap;
   reg    [7:0] s7_uap;
25  reg    [23:0] s7_lap;
   reg    [23:0] s7_class;
   reg    [27:0] s7_dclk;
   reg    [2:0] s7_amaddr;
   wire   [7:0] s7_fhsmisc; reg [1:0] s7_sr,s7_sp; reg [2:0]
30  s7_pagemode;

   reg    [15:0] s8_nap;
   reg    [7:0] s8_uap;
   reg    [23:0] s8_lap;
35  reg    [23:0] s8_class;
   reg    [27:0] s8_dclk;
   reg    [2:0] s8_amaddr;
   wire   [7:0] s8_fhsmisc; reg [1:0] s8_sr,s8_sp; reg [2:0]
s8_pagemode;

40

   /*** reg out data      ***/
45  always @(revision_sel
or stepping_sel
or ownnap_hi_sel or ownnap
or ownnap_lo_sel
or ownuap_sel or ownuap
50  or ownlap_hi_sel or ownlap
or ownlap_md_sel
or ownlap_lo_sel
or ownclass_hi_sel or ownclass
or ownclass_md_sel
55  or ownclass_lo_sel
or ownfhsmisc_sel or ownfhsmisc
or config_sel or config

```

```

or rx_setup_sel or rx_setup
or tx_setup_sel or tx_setup
or dci_sel or dci
5 or carrier_hi_sel or carrier_setup
or carrier_lo_sel
or cmd1_sel or cmd1
or startcmd_sel or startcmd
or stopcmd_sel or stopcmd
10 or psaving_sel or psaving
or glap_hi_sel or glap
or glap_md_sel
or glap_lo_sel
or dlap_hi_sel or dlap
or dlap_md_sel
15 or dlap_lo_sel
or plap_hi_sel or plap
or plap_md_sel
or plap_lo_sel
or puap_sel or puap
20 or forced_rx_sel or forced_rx
//or forced_tx_sel or forced_tx
or pslave_clk1_sel or psclockoffset
or pslave_clk2_sel
or pslave_clk3_sel
25 or pslave_clk4_sel
or txamaddr_sel or txamaddr
or tx_type_sel or txtypereg
or tx_length_hi_sel or txlength
or tx_length_lo_sel
30 or isrand_seed_sel or isrand_seed
or intstat3_sel or intstat3
or intmask3_sel or intmask3
or intrst3_sel
or intstat1_sel or intstat1
35 or intmask1_sel or intmask1
or intrst1_sel
or intstat2_sel or intstat2
or intmask2_sel or intmask2
or intrst2_sel
40 or iscanstat_sel or iscanstat
or pscanstat_sel or pscanstat
or pagestatus_sel or pagestat
or psavstat_sel or psavstat
or recvdlap_up_sel or recvdlap
45 or recvdlap_md_sel
or recvdlap_lo_sel
or recvdamaddr_sel or recvdamaddr
or recvdstat_sel or recvdstat
or mstates_sel or mstates
50 or sstates_sel or sstates
or tbeacon_hi_sel or tbeacon
or tbeacon_lo_sel
or nb_hi_sel or nb
or nb_lo_sel
55 or db_hi_sel or db
or db_lo_sel
or tb_hi_sel or tb

```


or tb_lo_sel
 or maccess_hi_sel or maccess
 or maccess_lo_sel
 or taccess_hi_sel or taccess
 5 or taccess_lo_sel
 or daccess_hi_sel or daccess
 or daccess_lo_sel
 or nacc_slot_hi_sel or nacc_slot
 or nacc_slot_lo_sel
 10 or nb_sleep_hi_sel or nb_sleep
 or nb_sleep_lo_sel
 or db_sleep_hi_sel or db_sleep
 or db_sleep_lo_sel
 or npoll_hi_sel or npoll
 15 or npoll_lo_sel
 or tiw_reg_hi_sel or tiw_reg
 or tiw_reg_lo_sel
 or tii_reg_hi_sel or tii_reg
 or tii_reg_lo_sel
 20 or tpw_reg_hi_sel or tpw_reg
 or tpw_reg_lo_sel
 or tpi_reg_hi_sel or tpi_reg
 or tpi_reg_lo_sel
 or page_reg_hi_sel or page_reg
 25 or page_reg_lo_sel
 or pageresp_reg_hi_sel or pageresp_reg
 or pageresp_reg_lo_sel
 or newconn_reg_hi_sel or newconn_reg
 or newconn_reg_lo_sel
 30 or inquiry_reg_hi_sel or inquiry_reg
 or inquiry_reg_lo_sel
 or inqresp_reg_hi_sel or inqresp_reg
 or inqresp_reg_lo_sel
 or nbc_sel or nbc
 35 or npage_sel or npage
 or tx_reg_sel or tx_reg
 or superv_reg_hi_sel or superv_reg
 or superv_reg_lo_sel
 or fifoadr_hi_sel or fifoadr
 40 or fifoadr_lo_sel
 or fifo_data_sel or fifodout
 or fifo_status_sel or fifostat
 or tsco1_sel or tsco1
 or dsco1_sel or dsco1
 45 or airmode1_sel or airmode1
 or tsco2_sel or tsco2
 or dsco2_sel or dsco2
 or airmode2_sel or airmode2
 or tsco3_sel or tsco3
 50 or dsco3_sel or dsco3
 or airmode3_sel or airmode3
 or piconetnum_sel or piconetnum
 or master_index_sel or master_index
 or m1_nap_hi_sel or m1_nap
 55 or m1_nap_lo_sel
 or m1_uap_sel or m1_uap
 or m1_lap_hi_sel or m1_lap

```

or ml_lap_md_sel
or ml_lap_lo_sel
or ml_class_hi_sel or ml_class
5 or ml_class_md_sel
or ml_class_lo_sel
or ml_dclk_up_sel or ml_dclk
or ml_dclk_hi_sel
or ml_dclk_md_sel
10 or ml_dclk_lo_sel
or ml_amaddr_sel or ml_amaddr
or ml_fhsmisc_sel or ml_fhsmisc
or ml_pmaddr_sel or ml_pmaddr
or ml_araddr_sel or ml_araddr
15 or ml_dsniff_hi_sel or ml_dsniff
or ml_dsniff_lo_sel
or ml_tsniff_hi_sel or ml_tsniff
or ml_tsniff_lo_sel
or ml_nsniffatt_hi_sel or ml_nsniffatt
or ml_nsniffatt_lo_sel
20 or ml_nsniff_timer_hi_sel or ml_nsniff_timer
or ml_nsniff_timer_lo_sel
or ml_hold_timer_hi_sel or ml_hold_timer
or ml_hold_timer_lo_sel
or ml_tbeacon_hi_sel or ml_tbeacon
25 or ml_tbeacon_lo_sel
or ml_nb_hi_sel or ml_nb
or ml_nb_lo_sel
or ml_db_hi_sel or ml_db
or ml_db_lo_sel
30 or ml_tb_hi_sel or ml_tb
or ml_tb_lo_sel
or ml_maccess_hi_sel or ml_maccess
or ml_maccess_lo_sel
or ml_taccess_hi_sel or ml_taccess
35 or ml_taccess_lo_sel
or ml_daccess_hi_sel or ml_daccess
or ml_daccess_lo_sel
or ml_nacc_slot_hi_sel or ml_nacc_slot
or ml_nacc_slot_lo_sel
40 or ml_nb_sleep_hi_sel or ml_nb_sleep
or ml_nb_sleep_lo_sel
or ml_db_sleep_hi_sel or ml_db_sleep
or ml_db_sleep_lo_sel
or ml_npoll_hi_sel or ml_npoll
45 or ml_npoll_lo_sel
or security_index_sel or security_index
or authen_key1_sel or authen_key
or authen_key2_sel
or authen_key3_sel
50 or authen_key4_sel
or authen_key5_sel
or authen_key6_sel
or authen_key7_sel
or authen_key8_sel
55 or authen_key9_sel
or authen_key10_sel
or authen_key11_sel

```

```

    or authen_key12_sel
    or authen_key13_sel
    or authen_key14_sel
    or authen_key15_sel
5   or authen_key16_sel
    or encryp_key1_sel or encryp_key
    or encryp_key2_sel
    or encryp_key3_sel
    or encryp_key4_sel
10  or encryp_key5_sel
    or encryp_key6_sel
    or encryp_key7_sel
    or encryp_key8_sel
    or encryp_key9_sel
15  or encryp_key10_sel
    or encryp_key11_sel
    or encryp_key12_sel
    or encryp_key13_sel
    or encryp_key14_sel
20  or encryp_key15_sel
    or encryp_key16_sel
    or encryp_length_sel or encryp_length
    or encryp_rand_sel or encryp_rand
    or hop_index_sel or hop_index
25  or hopfreq_hi_sel  or hopfreq_lo_sel
    or hopfreq_hi[0]
    or hopfreq_lo[0]
    or hopfreq_hi[1]
    or hopfreq_lo[1]
30  or hopfreq_hi[2]
    or hopfreq_lo[2]
    or hopfreq_hi[3]
    or hopfreq_lo[3]
    or hopfreq_hi[4]
35  or hopfreq_lo[4]
    or hopfreq_hi[5]
    or hopfreq_lo[5]
    or hopfreq_hi[6]
    or hopfreq_lo[6]
40  or hopfreq_hi[7]
    or hopfreq_lo[7]
    or hopfreq_hi[8]
    or hopfreq_lo[8]
    or hopfreq_hi[9]
45  or hopfreq_lo[9]
    or hopfreq_hi[10]
    or hopfreq_lo[10]
    or hopfreq_hi[11]
    or hopfreq_lo[11]
50  or hopfreq_hi[12]
    or hopfreq_lo[12]
    or hopfreq_hi[13]
    or hopfreq_lo[13]
    or hopfreq_hi[14]
55  or hopfreq_lo[14]
    or hopfreq_hi[15]
    or hopfreq_lo[15]

```

or hopfreq_hi[16]
or hopfreq_lo[16]
or hopfreq_hi[17]
or hopfreq_lo[17]
5 or hopfreq_hi[18]
or hopfreq_lo[18]
or hopfreq_hi[19]
or hopfreq_lo[19]
10 or hopfreq_hi[20]
or hopfreq_lo[20]
or hopfreq_hi[21]
or hopfreq_lo[21]
or hopfreq_hi[22]
or hopfreq_lo[22]
15 or hopfreq_hi[23]
or hopfreq_lo[23]
or hopfreq_hi[24]
or hopfreq_lo[24]
20 or hopfreq_hi[25]
or hopfreq_lo[25]
or hopfreq_hi[26]
or hopfreq_lo[26]
or hopfreq_hi[27]
or hopfreq_lo[27]
25 or hopfreq_hi[28]
or hopfreq_lo[28]
or hopfreq_hi[29]
or hopfreq_lo[29]
or hopfreq_hi[30]
30 or hopfreq_lo[30]
or hopfreq_hi[31]
or hopfreq_lo[31]
or hopfreq_hi[32]
or hopfreq_lo[32]
35 or hopfreq_hi[33]
or hopfreq_lo[33]
or hopfreq_hi[34]
or hopfreq_lo[34]
or hopfreq_hi[35]
40 or hopfreq_lo[35]
or hopfreq_hi[36]
or hopfreq_lo[36]
or hopfreq_hi[37]
or hopfreq_lo[37]
45 or hopfreq_hi[38]
or hopfreq_lo[38]
or hopfreq_hi[39]
or hopfreq_lo[39]
or hopfreq_hi[40]
50 or hopfreq_lo[40]
or hopfreq_hi[41]
or hopfreq_lo[41]
or hopfreq_hi[42]
or hopfreq_lo[42]
55 or hopfreq_hi[43]
or hopfreq_lo[43]
or hopfreq_hi[44]

or hopfreq_lo[44]
or hopfreq_hi[45]
or hopfreq_lo[45]
or hopfreq_hi[46]
5 or hopfreq_lo[46]
or hopfreq_hi[47]
or hopfreq_lo[47]
or hopfreq_hi[48]
10 or hopfreq_lo[48]
or hopfreq_hi[49]
or hopfreq_lo[49]
or hopfreq_hi[50]
or hopfreq_lo[50]
or hopfreq_hi[51]
15 or hopfreq_lo[51]
or hopfreq_hi[52]
or hopfreq_lo[52]
or hopfreq_hi[53]
20 or hopfreq_lo[53]
or hopfreq_hi[54]
or hopfreq_lo[54]
or hopfreq_hi[55]
or hopfreq_lo[55]
or hopfreq_hi[56]
25 or hopfreq_lo[56]
or hopfreq_hi[57]
or hopfreq_lo[57]
or hopfreq_hi[58]
or hopfreq_lo[58]
30 or hopfreq_hi[59]
or hopfreq_lo[59]
or hopfreq_hi[60]
or hopfreq_lo[60]
or hopfreq_hi[61]
35 or hopfreq_lo[61]
or hopfreq_hi[62]
or hopfreq_lo[62]
or hopfreq_hi[63]
or hopfreq_lo[63]
40 or hopfreq_hi[64]
or hopfreq_lo[64]
or hopfreq_hi[65]
or hopfreq_lo[65]
or hopfreq_hi[66]
45 or hopfreq_lo[66]
or hopfreq_hi[67]
or hopfreq_lo[67]
or hopfreq_hi[68]
or hopfreq_lo[68]
50 or hopfreq_hi[69]
or hopfreq_lo[69]
or hopfreq_hi[70]
or hopfreq_lo[70]
or hopfreq_hi[71]
55 or hopfreq_lo[71]
or hopfreq_hi[72]
or hopfreq_lo[72]

or hopfreq_hi[73]
or hopfreq_lo[73]
or hopfreq_hi[74]
or hopfreq_lo[74]
5 or hopfreq_hi[75]
or hopfreq_lo[75]
or hopfreq_hi[76]
or hopfreq_lo[76]
or hopfreq_hi[77]
10 or hopfreq_lo[77]
or hopfreq_hi[78]
or hopfreq_lo[78]
or power_sel
or power[0]
15 or power[1]
or power[2]
or power[3]
or power[4]
or power[5]
20 or power[6]
or power[7]
or power[8]
or power[9]
or power[10]
25 or power[11]
or power[12]
or power[13]
or power[14]
or power[15]
30 or power[16]
or power[17]
or power[18]
or power[19]
or power[20]
35 or power[21]
or power[22]
or power[23]
or power[24]
or power[25]
40 or power[26]
or power[27]
or power[28]
or power[29]
or power[30]
45 or power[31]
or power[32]
or power[33]
or power[34]
or power[35]
50 or power[36]
or power[37]
or power[38]
or power[39]
or power[40]
55 or power[41]
or power[42]
or power[43]

```

    or power[44]
    or power[45]
    or power[46]
    or power[47]
5   or power[48]
    or power[49]
    or power[50]
    or power[51]
    or power[52]
10  or power[53]
    or power[54]
    or power[55]
    or power[56]
    or power[57]
15  or power[58]
    or power[59]
    or power[60]
    or power[61]
    or power[62]
20  or power[63]
    or slave_index_sel or slave_index
    or s1_nap_hi_sel or s1_nap
    or s1_nap_lo_sel
    or s1_uap_sel or s1_uap
25  or s1_lap_hi_sel or s1_lap
    or s1_lap_md_sel
    or s1_lap_lo_sel
    or s1_class_hi_sel or s1_class
    or s1_class_md_sel
30  or s1_class_lo_sel
    or s1_dclk_up_sel or s1_dclk
    or s1_dclk_hi_sel
    or s1_dclk_md_sel
    or s1_dclk_lo_sel
35  or s1_amaddr_sel or s1_amaddr
    or s1_fhsmisc_sel or s1_fhsmisc

    or s2_nap_hi_sel or s2_nap
    or s2_nap_lo_sel
40  or s2_uap_sel or s2_uap
    or s2_lap_hi_sel or s2_lap
    or s2_lap_md_sel
    or s2_lap_lo_sel
    or s2_class_hi_sel or s2_class
45  or s2_class_md_sel
    or s2_class_lo_sel
    or s2_dclk_up_sel or s2_dclk
    or s2_dclk_hi_sel
    or s2_dclk_md_sel
50  or s2_dclk_lo_sel
    or s2_amaddr_sel or s2_amaddr
    or s2_fhsmisc_sel or s2_fhsmisc

    or s3_nap_hi_sel or s3_nap
55  or s3_nap_lo_sel
    or s3_uap_sel or s3_uap
    or s3_lap_hi_sel or s3_lap

```

```

    or s3_lap_md_sel
    or s3_lap_lo_sel
    or s3_class_hi_sel or s3_class
5   or s3_class_md_sel
    or s3_class_lo_sel
    or s3_dclk_up_sel or s3_dclk
    or s3_dclk_hi_sel
    or s3_dclk_md_sel
    or s3_dclk_lo_sel
10  or s3_amaddr_sel or s3_amaddr
    or s3_fhsmisc_sel or s3_fhsmisc

    or s4_nap_hi_sel or s4_nap
    or s4_nap_lo_sel
15  or s4_uap_sel or s4_uap
    or s4_lap_hi_sel or s4_lap
    or s4_lap_md_sel
    or s4_lap_lo_sel
    or s4_class_hi_sel or s4_class
20  or s4_class_md_sel
    or s4_class_lo_sel
    or s4_dclk_up_sel or s4_dclk
    or s4_dclk_hi_sel
    or s4_dclk_md_sel
25  or s4_dclk_lo_sel
    or s4_amaddr_sel or s4_amaddr
    or s4_fhsmisc_sel or s4_fhsmisc

    or s5_nap_hi_sel or s5_nap
30  or s5_nap_lo_sel
    or s5_uap_sel or s5_uap
    or s5_lap_hi_sel or s5_lap
    or s5_lap_md_sel
    or s5_lap_lo_sel
35  or s5_class_hi_sel or s5_class
    or s5_class_md_sel
    or s5_class_lo_sel
    or s5_dclk_up_sel or s5_dclk
    or s5_dclk_hi_sel
40  or s5_dclk_md_sel
    or s5_dclk_lo_sel
    or s5_amaddr_sel or s5_amaddr
    or s5_fhsmisc_sel or s5_fhsmisc

45  or s6_nap_hi_sel or s6_nap
    or s6_nap_lo_sel
    or s6_uap_sel or s6_uap
    or s6_lap_hi_sel or s6_lap
    or s6_lap_md_sel
50  or s6_lap_lo_sel
    or s6_class_hi_sel or s6_class
    or s6_class_md_sel
    or s6_class_lo_sel
    or s6_dclk_up_sel or s6_dclk
55  or s6_dclk_hi_sel
    or s6_dclk_md_sel
    or s6_dclk_lo_sel

```



```

    or s6_amaddr_sel or s6_amaddr
    or s6_fhsmisc_sel or s6_fhsmisc

5    or s7_nap_hi_sel or s7_nap
    or s7_nap_lo_sel
    or s7_uap_sel or s7_uap
    or s7_lap_hi_sel or s7_lap
    or s7_lap_md_sel
    or s7_lap_lo_sel
10   or s7_class_hi_sel or s7_class
    or s7_class_md_sel
    or s7_class_lo_sel
    or s7_dclk_up_sel or s7_dclk
    or s7_dclk_hi_sel
15   or s7_dclk_md_sel
    or s7_dclk_lo_sel
    or s7_amaddr_sel or s7_amaddr
    or s7_fhsmisc_sel or s7_fhsmisc

20   or s8_nap_hi_sel or s8_nap
    or s8_nap_lo_sel
    or s8_uap_sel or s8_uap
    or s8_lap_hi_sel or s8_lap
    or s8_lap_md_sel
25   or s8_lap_lo_sel
    or s8_class_hi_sel or s8_class
    or s8_class_md_sel
    or s8_class_lo_sel
    or s8_dclk_up_sel or s8_dclk
30   or s8_dclk_hi_sel
    or s8_dclk_md_sel
    or s8_dclk_lo_sel
    or s8_amaddr_sel or s8_amaddr
    or s8_fhsmisc_sel or s8_fhsmisc
35   )

case(1'b1)

40   revision_sel:      regdata = `REVISION;
    stepping_sel:      regdata = `STEP;
    ownnap_hi_sel:     regdata = ownnap[15:8];
    ownnap_lo_sel:     regdata = ownnap[7:0];
    ownuap_sel:        regdata = ownuap;
45   ownlap_hi_sel:     regdata = ownlap[23:16];
    ownlap_md_sel:     regdata = ownlap[15:8];
    ownlap_lo_sel:     regdata = ownlap[7:0];
    ownclass_hi_sel:   regdata = ownclass[23:16];
    ownclass_md_sel:   regdata = ownclass[15:8];
50   ownclass_lo_sel:   regdata = ownclass[7:0];
    ownfhsmisc_sel:    regdata = ownfhsmisc;
    config_sel:        regdata = config;
    rx_setup_sel:      regdata = rx_setup;
    tx_setup_sel:      regdata = tx_setup;
55   carrier_hi_sel:    regdata = carrier_setup[15:8];
    carrier_lo_sel:    regdata = carrier_setup[7:0];
    cmd1_sel:          regdata = cmd1;

```

```

startcmd_sel:      regdata = startcmd;
stopcmd_sel:      regdata = stopcmd;
psaving_sel:      regdata = psaving;
5 glap_hi_sel:      regdata = glap[23:16];
glap_md_sel:      regdata = glap[15:8];
glap_lo_sel:      regdata = glap[7:0];
dlap_hi_sel:      regdata = dlap[23:16];
dlap_md_sel:      regdata = dlap[15:8];
10 dlap_lo_sel:      regdata = dlap[7:0];
plap_hi_sel:      regdata = plap[23:16];
plap_md_sel:      regdata = plap[15:8];
plap_lo_sel:      regdata = plap[7:0];
puap_sel:         regdata = puap;
forced_rx_sel:    regdata = forced_rx;
15 dci_sel:         regdata = dci;
pslave_clk1_sel:  regdata = {4'b0,psclkoffset[27:24]};
pslave_clk2_sel:  regdata = psclkoffset[23:16];
pslave_clk3_sel:  regdata = psclkoffset[15:8];
pslave_clk4_sel:  regdata = psclkoffset[7:0];
20 txamaddr_sel:   regdata = {5'b0,txamaddr};
tx_type_sel:      regdata = txtypereg;
tx_length_hi_sel: regdata = txlength[15:8];
tx_length_lo_sel: regdata = txlength[7:0];
isrand_seed_sel:  regdata = {2'b0, isrand seed};
25 intstat3_sel:   regdata = intstat3;
intmask3_sel:     regdata = intmask3;
intrst3_sel:      regdata = 8'b0;
intstat1_sel:     regdata = intstat1;
intmask1_sel:     regdata = intmask1;
30 intrst1_sel:    regdata = 8'b0;
intstat2_sel:     regdata = intstat2;
intmask2_sel:     regdata = intmask2;
intrst2_sel:      regdata = 8'b0;
iscanstat_sel:    regdata = {5'b0,iscanstat};
35 pscanstat_sel:  regdata = pscanstat;
pagestatus_sel:   regdata = pagestat;
psavstat_sel:     regdata = {2'b0,psavstat};
recvdlap_up_sel:  regdata = recvdlap[23:16];
recvdlap_md_sel:  regdata = recvdlap[15:8];
40 recvdlap_lo_sel: regdata = recvdlap[7:0];
recvdamaddr_sel:  regdata = {5'b0, recvdamaddr};
recvdstat_sel:    regdata = {recvdstat, 1'b0};
mstates_sel:      regdata = {3'b0,mstates};
sstates_sel:      regdata = {3'b0,sstates};
45 tbeacon_hi_sel:  regdata = tbeacon[15:8];
tbeacon_lo_sel:   regdata = tbeacon[7:0];
nb_hi_sel:        regdata = nb[15:8];
nb_lo_sel:        regdata = nb[7:0];
db_hi_sel:        regdata = db[15:8];
50 db_lo_sel:      regdata = db[7:0];
tb_hi_sel:        regdata = tb[15:8];
tb_lo_sel:        regdata = tb[7:0];
maccess_hi_sel:   regdata = maccess[15:8];
maccess_lo_sel:   regdata = maccess[7:0];
55 taccess_hi_sel:  regdata = taccess[15:8];
taccess_lo_sel:   regdata = taccess[7:0];
daccess_hi_sel:   regdata = daccess[15:8];

```

```

daccess_lo_sel:  regdata = daccess[7:0];
nacc_slot_hi_sel:  regdata = nacc_slot[15:8];
nacc_slot_lo_sel:  regdata = nacc_slot[7:0];
5 nb_sleep_hi_sel:  regdata = nb_sleep[15:8];
nb_sleep_lo_sel:  regdata = nb_sleep[7:0];
db_sleep_hi_sel:  regdata = db_sleep[15:8];
db_sleep_lo_sel:  regdata = db_sleep[7:0];
npoll_hi_sel:      regdata = npoll[15:8];
10 npoll_lo_sel:      regdata = npoll[7:0];
tiw_reg_hi_sel:    regdata = tiw_reg[15:8];
tiw_reg_lo_sel:    regdata = tiw_reg[7:0];
tii_reg_hi_sel:    regdata = tii_reg[15:8];
tii_reg_lo_sel:    regdata = tii_reg[7:0];
15 tpw_reg_hi_sel:    regdata = tpw_reg[15:8];
tpw_reg_lo_sel:    regdata = tpw_reg[7:0];
tpi_reg_hi_sel:    regdata = tpi_reg[15:8];
tpi_reg_lo_sel:    regdata = tpi_reg[7:0];
page_reg_hi_sel:   regdata = page_reg[15:8];
page_reg_lo_sel:   regdata = page_reg[7:0];
20 pageresp_reg_hi_sel:  regdata = pageresp_reg[15:8];
pageresp_reg_lo_sel:  regdata = pageresp_reg[7:0];
newconn_reg_hi_sel:  regdata = newconn_reg[15:8];
newconn_reg_lo_sel:  regdata = newconn_reg[7:0];
25 inquiry_reg_hi_sel:  regdata = inquiry_reg[15:8];
inquiry_reg_lo_sel:  regdata = inquiry_reg[7:0];
inqresp_reg_hi_sel:  regdata = inqresp_reg[15:8];
inqresp_reg_lo_sel:  regdata = inqresp_reg[7:0];
nbc_sel:            regdata = nbc;
npage_sel:          regdata = npage;
30 tx_reg_sel:        regdata = tx_reg;
superv_reg_hi_sel:   regdata = superv_reg[15:8];
superv_reg_lo_sel:   regdata = superv_reg[7:0];
fifoadr_hi_sel:      regdata = fifoadr[15:8];
fifoadr_lo_sel:      regdata = fifoadr[7:0];
35 fifo_data_sel:      regdata = fifodout;
fifo_status_sel:     regdata = fifostat;
tscol_sel:           regdata = tscol;
dscol_sel:           regdata = dscol;
airmodel_sel:        regdata = {6'b0,airmodel};
40 tsco2_sel:          regdata = tsco2;
dsco2_sel:           regdata = dsco2;
airmode2_sel:        regdata = {6'b0,airmode2};
tsco3_sel:           regdata = tsco3;
45 dsco3_sel:          regdata = dsco3;
airmode3_sel:        regdata = {6'b0,airmode3};
piconetnum_sel:      regdata = piconetnum;
master_index_sel:    regdata = master_index;
m1_nap_hi_sel:       regdata = m1_nap[15:8];
m1_nap_lo_sel:       regdata = m1_nap[7:0];
50 m1_uap_sel:         regdata = m1_uap;
m1_lap_hi_sel:       regdata = m1_lap[23:16];
m1_lap_md_sel:       regdata = m1_lap[15:8];
m1_lap_lo_sel:       regdata = m1_lap[7:0];
55 m1_class_hi_sel:    regdata = m1_class[23:16];
m1_class_md_sel:    regdata = m1_class[15:8];
m1_class_lo_sel:    regdata = m1_class[7:0];
m1_dclk_up_sel:      regdata = {4'b0,m1_dclk[27:24]};

```

```

m1_dclk_hi_sel:      regdata = m1_dclk[23:16];
m1_dclk_md_sel:     regdata = m1_dclk[15:8];
m1_dclk_lo_sel:     regdata = m1_dclk[7:0];
5  m1_amaddr_sel:      regdata = {5'b0, m1_amaddr};
   m1_fhsmisc_sel:    regdata = m1_fhsmisc;
   m1_pmaddr_sel:     regdata = {5'b0, m1_pmaddr};
   m1_araddr_sel:     regdata = {5'b0, m1_araddr};
   m1_dsniff_hi_sel:  regdata = m1_dsniff[15:8];
10  m1_dsniff_lo_sel:  regdata = m1_dsniff[7:0];
   m1_tsniff_hi_sel:  regdata = m1_tsniff[15:8];
   m1_tsniff_lo_sel:  regdata = m1_tsniff[7:0];
   m1_nsniffatt_hi_sel: regdata = m1_nsniffatt[15:8];
   m1_nsniffatt_lo_sel: regdata = m1_nsniffatt[7:0];
15  m1_nsniff_timer_hi_sel: regdata = m1_nsniff_timer[15:8];
   m1_nsniff_timer_lo_sel: regdata = m1_nsniff_timer[7:0];
   m1_hold_timer_hi_sel: regdata = m1_hold_timer[15:8];
   m1_hold_timer_lo_sel: regdata = m1_hold_timer[7:0];
   m1_tbeacon_hi_sel:  regdata = m1_tbeacon[15:8];
20  m1_tbeacon_lo_sel:  regdata = m1_tbeacon[7:0];
   m1_nb_hi_sel:       regdata = m1_nb[15:8];
   m1_nb_lo_sel:       regdata = m1_nb[7:0];
   m1_db_hi_sel:       regdata = m1_db[15:8];
   m1_db_lo_sel:       regdata = m1_db[7:0];
25  m1_tb_hi_sel:       regdata = m1_tb[15:8];
   m1_tb_lo_sel:       regdata = m1_tb[7:0];
   m1_maccess_hi_sel:  regdata = m1_maccess[15:8];
   m1_maccess_lo_sel:  regdata = m1_maccess[7:0];
   m1_taccess_hi_sel:  regdata = m1_taccess[15:8];
30  m1_taccess_lo_sel:  regdata = m1_taccess[7:0];
   m1_daccess_hi_sel:  regdata = m1_daccess[15:8];
   m1_daccess_lo_sel:  regdata = m1_daccess[7:0];
   m1_nacc_slot_hi_sel: regdata = m1_nacc_slot[15:8];
   m1_nacc_slot_lo_sel: regdata = m1_nacc_slot[7:0];
35  m1_nb_sleep_hi_sel:  regdata = m1_nb_sleep[15:8];
   m1_nb_sleep_lo_sel:  regdata = m1_nb_sleep[7:0];
   m1_db_sleep_hi_sel:  regdata = m1_db_sleep[15:8];
   m1_db_sleep_lo_sel:  regdata = m1_db_sleep[7:0];
   m1_npoll_hi_sel:     regdata = m1_npoll[15:8];
40  m1_npoll_lo_sel:     regdata = m1_npoll[7:0];
   security_index_sel:  regdata = security_index;
   authen_key1_sel:    regdata = authen_key[127:120];
   authen_key2_sel:    regdata = authen_key[119:112];
   authen_key3_sel:    regdata = authen_key[111:104];
45  authen_key4_sel:    regdata = authen_key[103:96];
   authen_key5_sel:    regdata = authen_key[95:88];
   authen_key6_sel:    regdata = authen_key[87:80];
   authen_key7_sel:    regdata = authen_key[79:72];
   authen_key8_sel:    regdata = authen_key[71:64];
50  authen_key9_sel:    regdata = authen_key[63:56];
   authen_key10_sel:   regdata = authen_key[55:48];
   authen_key11_sel:   regdata = authen_key[47:40];
   authen_key12_sel:   regdata = authen_key[39:32];
   authen_key13_sel:   regdata = authen_key[31:24];
55  authen_key14_sel:   regdata = authen_key[23:16];
   authen_key15_sel:   regdata = authen_key[15:8];
   authen_key16_sel:   regdata = authen_key[7:0];

```

```

    encryp_key1_sel:  regdata = encryp_key[127:120];
    encryp_key2_sel:  regdata = encryp_key[119:112];
    encryp_key3_sel:  regdata = encryp_key[111:104];
    encryp_key4_sel:  regdata = encryp_key[103:96];
5   encryp_key5_sel:  regdata = encryp_key[95:88];
    encryp_key6_sel:  regdata = encryp_key[87:80];
    encryp_key7_sel:  regdata = encryp_key[79:72];
    encryp_key8_sel:  regdata = encryp_key[71:64];
10  encryp_key9_sel:  regdata = encryp_key[63:56];
    encryp_key10_sel: regdata = encryp_key[55:48];
    encryp_key11_sel: regdata = encryp_key[47:40];
    encryp_key12_sel: regdata = encryp_key[39:32];
    encryp_key13_sel: regdata = encryp_key[31:24];
    encryp_key14_sel: regdata = encryp_key[23:16];
15  encryp_key15_sel: regdata = encryp_key[15:8];
    encryp_key16_sel: regdata = encryp_key[7:0];
    encryp_length_sel: regdata = encryp_length;
    encryp_rand_sel:  regdata = encryp_rand;

20  hop_index_sel:    regdata = hop_index;

    hopfreq_hi_sel[0]: regdata = hopfreq_hi[0];
    hopfreq_lo_sel[0]: regdata = hopfreq_lo[0];
    hopfreq_hi_sel[1]: regdata = hopfreq_hi[1];
25  hopfreq_lo_sel[1]: regdata = hopfreq_lo[1];
    hopfreq_hi_sel[2]: regdata = hopfreq_hi[2];
    hopfreq_lo_sel[2]: regdata = hopfreq_lo[2];
    hopfreq_hi_sel[3]: regdata = hopfreq_hi[3];
    hopfreq_lo_sel[3]: regdata = hopfreq_lo[3];
30  hopfreq_hi_sel[4]: regdata = hopfreq_hi[4];
    hopfreq_lo_sel[4]: regdata = hopfreq_lo[4];
    hopfreq_hi_sel[5]: regdata = hopfreq_hi[5];
    hopfreq_lo_sel[5]: regdata = hopfreq_lo[5];
    hopfreq_hi_sel[6]: regdata = hopfreq_hi[6];
35  hopfreq_lo_sel[6]: regdata = hopfreq_lo[6];
    hopfreq_hi_sel[7]: regdata = hopfreq_hi[7];
    hopfreq_lo_sel[7]: regdata = hopfreq_lo[7];
    hopfreq_hi_sel[8]: regdata = hopfreq_hi[8];
    hopfreq_lo_sel[8]: regdata = hopfreq_lo[8];
40  hopfreq_hi_sel[9]: regdata = hopfreq_hi[9];
    hopfreq_lo_sel[9]: regdata = hopfreq_lo[9];

    hopfreq_hi_sel[10]: regdata = hopfreq_hi[10];
    hopfreq_lo_sel[10]: regdata = hopfreq_lo[10];
45  hopfreq_hi_sel[11]: regdata = hopfreq_hi[11];
    hopfreq_lo_sel[11]: regdata = hopfreq_lo[11];
    hopfreq_hi_sel[12]: regdata = hopfreq_hi[12];
    hopfreq_lo_sel[12]: regdata = hopfreq_lo[12];
    hopfreq_hi_sel[13]: regdata = hopfreq_hi[13];
50  hopfreq_lo_sel[13]: regdata = hopfreq_lo[13];
    hopfreq_hi_sel[14]: regdata = hopfreq_hi[14];
    hopfreq_lo_sel[14]: regdata = hopfreq_lo[14];
    hopfreq_hi_sel[15]: regdata = hopfreq_hi[15];
    hopfreq_lo_sel[15]: regdata = hopfreq_lo[15];
55  hopfreq_hi_sel[16]: regdata = hopfreq_hi[16];
    hopfreq_lo_sel[16]: regdata = hopfreq_lo[16];
    hopfreq_hi_sel[17]: regdata = hopfreq_hi[17];

```

```

hopfreq_lo_sel[17]:    regdata = hopfreq_lo[17];
hopfreq_hi_sel[18]:    regdata = hopfreq_hi[18];
hopfreq_lo_sel[18]:    regdata = hopfreq_lo[18];
5  hopfreq_hi_sel[19]:    regdata = hopfreq_hi[19];
hopfreq_lo_sel[19]:    regdata = hopfreq_lo[19];

hopfreq_hi_sel[20]:    regdata = hopfreq_hi[20];
hopfreq_lo_sel[20]:    regdata = hopfreq_lo[20];
10 hopfreq_hi_sel[21]:    regdata = hopfreq_hi[21];
hopfreq_lo_sel[21]:    regdata = hopfreq_lo[21];
hopfreq_hi_sel[22]:    regdata = hopfreq_hi[22];
hopfreq_lo_sel[22]:    regdata = hopfreq_lo[22];
hopfreq_hi_sel[23]:    regdata = hopfreq_hi[23];
15 hopfreq_lo_sel[23]:    regdata = hopfreq_lo[23];
hopfreq_hi_sel[24]:    regdata = hopfreq_hi[24];
hopfreq_lo_sel[24]:    regdata = hopfreq_lo[24];
hopfreq_hi_sel[25]:    regdata = hopfreq_hi[25];
hopfreq_lo_sel[25]:    regdata = hopfreq_lo[25];
20 hopfreq_hi_sel[26]:    regdata = hopfreq_hi[26];
hopfreq_lo_sel[26]:    regdata = hopfreq_lo[26];
hopfreq_hi_sel[27]:    regdata = hopfreq_hi[27];
hopfreq_lo_sel[27]:    regdata = hopfreq_lo[27];
hopfreq_hi_sel[28]:    regdata = hopfreq_hi[28];
25 hopfreq_lo_sel[28]:    regdata = hopfreq_lo[28];
hopfreq_hi_sel[29]:    regdata = hopfreq_hi[29];
hopfreq_lo_sel[29]:    regdata = hopfreq_lo[29];

hopfreq_hi_sel[30]:    regdata = hopfreq_hi[30];
hopfreq_lo_sel[30]:    regdata = hopfreq_lo[30];
30 hopfreq_hi_sel[31]:    regdata = hopfreq_hi[31];
hopfreq_lo_sel[31]:    regdata = hopfreq_lo[31];
hopfreq_hi_sel[32]:    regdata = hopfreq_hi[32];
hopfreq_lo_sel[32]:    regdata = hopfreq_lo[32];
35 hopfreq_hi_sel[33]:    regdata = hopfreq_hi[33];
hopfreq_lo_sel[33]:    regdata = hopfreq_lo[33];
hopfreq_hi_sel[34]:    regdata = hopfreq_hi[34];
hopfreq_lo_sel[34]:    regdata = hopfreq_lo[34];
hopfreq_hi_sel[35]:    regdata = hopfreq_hi[35];
40 hopfreq_lo_sel[35]:    regdata = hopfreq_lo[35];
hopfreq_hi_sel[36]:    regdata = hopfreq_hi[36];
hopfreq_lo_sel[36]:    regdata = hopfreq_lo[36];
hopfreq_hi_sel[37]:    regdata = hopfreq_hi[37];
hopfreq_lo_sel[37]:    regdata = hopfreq_lo[37];
45 hopfreq_hi_sel[38]:    regdata = hopfreq_hi[38];
hopfreq_lo_sel[38]:    regdata = hopfreq_lo[38];
hopfreq_hi_sel[39]:    regdata = hopfreq_hi[39];
hopfreq_lo_sel[39]:    regdata = hopfreq_lo[39];

hopfreq_hi_sel[40]:    regdata = hopfreq_hi[40];
50 hopfreq_lo_sel[40]:    regdata = hopfreq_lo[40];
hopfreq_hi_sel[41]:    regdata = hopfreq_hi[41];
hopfreq_lo_sel[41]:    regdata = hopfreq_lo[41];
hopfreq_hi_sel[42]:    regdata = hopfreq_hi[42];
hopfreq_lo_sel[42]:    regdata = hopfreq_lo[42];
55 hopfreq_hi_sel[43]:    regdata = hopfreq_hi[43];
hopfreq_lo_sel[43]:    regdata = hopfreq_lo[43];
hopfreq_hi_sel[44]:    regdata = hopfreq_hi[44];

```

```

hopfreq_lo_sel[44]:    regdata = hopfreq_lo[44];
hopfreq_hi_sel[45]:    regdata = hopfreq_hi[45];
hopfreq_lo_sel[45]:    regdata = hopfreq_lo[45];
hopfreq_hi_sel[46]:    regdata = hopfreq_hi[46];
5  hopfreq_lo_sel[46]:    regdata = hopfreq_lo[46];
hopfreq_hi_sel[47]:    regdata = hopfreq_hi[47];
hopfreq_lo_sel[47]:    regdata = hopfreq_lo[47];
hopfreq_hi_sel[48]:    regdata = hopfreq_hi[48];
hopfreq_lo_sel[48]:    regdata = hopfreq_lo[48];
10 hopfreq_hi_sel[49]:    regdata = hopfreq_hi[49];
hopfreq_lo_sel[49]:    regdata = hopfreq_lo[49];

hopfreq_hi_sel[50]:    regdata = hopfreq_hi[50];
hopfreq_lo_sel[50]:    regdata = hopfreq_lo[50];
15 hopfreq_hi_sel[51]:    regdata = hopfreq_hi[51];
hopfreq_lo_sel[51]:    regdata = hopfreq_lo[51];
hopfreq_hi_sel[52]:    regdata = hopfreq_hi[52];
hopfreq_lo_sel[52]:    regdata = hopfreq_lo[52];
hopfreq_hi_sel[53]:    regdata = hopfreq_hi[53];
20 hopfreq_lo_sel[53]:    regdata = hopfreq_lo[53];
hopfreq_hi_sel[54]:    regdata = hopfreq_hi[54];
hopfreq_lo_sel[54]:    regdata = hopfreq_lo[54];
hopfreq_hi_sel[55]:    regdata = hopfreq_hi[55];
25 hopfreq_lo_sel[55]:    regdata = hopfreq_lo[55];
hopfreq_hi_sel[56]:    regdata = hopfreq_hi[56];
hopfreq_lo_sel[56]:    regdata = hopfreq_lo[56];
hopfreq_hi_sel[57]:    regdata = hopfreq_hi[57];
hopfreq_lo_sel[57]:    regdata = hopfreq_lo[57];
hopfreq_hi_sel[58]:    regdata = hopfreq_hi[58];
30 hopfreq_lo_sel[58]:    regdata = hopfreq_lo[58];
hopfreq_hi_sel[59]:    regdata = hopfreq_hi[59];
hopfreq_lo_sel[59]:    regdata = hopfreq_lo[59];

hopfreq_hi_sel[60]:    regdata = hopfreq_hi[60];
35 hopfreq_lo_sel[60]:    regdata = hopfreq_lo[60];
hopfreq_hi_sel[61]:    regdata = hopfreq_hi[61];
hopfreq_lo_sel[61]:    regdata = hopfreq_lo[61];
hopfreq_hi_sel[62]:    regdata = hopfreq_hi[62];
hopfreq_lo_sel[62]:    regdata = hopfreq_lo[62];
40 hopfreq_hi_sel[63]:    regdata = hopfreq_hi[63];
hopfreq_lo_sel[63]:    regdata = hopfreq_lo[63];
hopfreq_hi_sel[64]:    regdata = hopfreq_hi[64];
hopfreq_lo_sel[64]:    regdata = hopfreq_lo[64];
hopfreq_hi_sel[65]:    regdata = hopfreq_hi[65];
45 hopfreq_lo_sel[65]:    regdata = hopfreq_lo[65];
hopfreq_hi_sel[66]:    regdata = hopfreq_hi[66];
hopfreq_lo_sel[66]:    regdata = hopfreq_lo[66];
hopfreq_hi_sel[67]:    regdata = hopfreq_hi[67];
hopfreq_lo_sel[67]:    regdata = hopfreq_lo[67];
50 hopfreq_hi_sel[68]:    regdata = hopfreq_hi[68];
hopfreq_lo_sel[68]:    regdata = hopfreq_lo[68];
hopfreq_hi_sel[69]:    regdata = hopfreq_hi[69];
hopfreq_lo_sel[69]:    regdata = hopfreq_lo[69];

55 hopfreq_hi_sel[70]:    regdata = hopfreq_hi[70];
hopfreq_lo_sel[70]:    regdata = hopfreq_lo[70];
hopfreq_hi_sel[71]:    regdata = hopfreq_hi[71];

```

```

hopfreq_lo_sel[71]:    regdata = hopfreq_lo[71];
hopfreq_hi_sel[72]:    regdata = hopfreq_hi[72];
hopfreq_lo_sel[72]:    regdata = hopfreq_lo[72];
hopfreq_hi_sel[73]:    regdata = hopfreq_hi[73];
5 hopfreq_lo_sel[73]:    regdata = hopfreq_lo[73];
hopfreq_hi_sel[74]:    regdata = hopfreq_hi[74];
hopfreq_lo_sel[74]:    regdata = hopfreq_lo[74];
hopfreq_hi_sel[75]:    regdata = hopfreq_hi[75];
10 hopfreq_lo_sel[75]:    regdata = hopfreq_lo[75];
hopfreq_hi_sel[76]:    regdata = hopfreq_hi[76];
hopfreq_lo_sel[76]:    regdata = hopfreq_lo[76];
hopfreq_hi_sel[77]:    regdata = hopfreq_hi[77];
hopfreq_lo_sel[77]:    regdata = hopfreq_lo[77];
hopfreq_hi_sel[78]:    regdata = hopfreq_hi[78];
15 hopfreq_lo_sel[78]:    regdata = hopfreq_lo[78];

power_sel[0]:          regdata = power[0];
power_sel[1]:          regdata = power[1];
20 power_sel[2]:          regdata = power[2];
power_sel[3]:          regdata = power[3];
power_sel[4]:          regdata = power[4];
power_sel[5]:          regdata = power[5];
power_sel[6]:          regdata = power[6];
25 power_sel[7]:          regdata = power[7];
power_sel[8]:          regdata = power[8];
power_sel[9]:          regdata = power[9];

power_sel[10]:          regdata = power[10];
power_sel[11]:          regdata = power[11];
30 power_sel[12]:          regdata = power[12];
power_sel[13]:          regdata = power[13];
power_sel[14]:          regdata = power[14];
power_sel[15]:          regdata = power[15];
35 power_sel[16]:          regdata = power[16];
power_sel[17]:          regdata = power[17];
power_sel[18]:          regdata = power[18];
power_sel[19]:          regdata = power[19];

power_sel[20]:          regdata = power[20];
40 power_sel[21]:          regdata = power[21];
power_sel[22]:          regdata = power[22];
power_sel[23]:          regdata = power[23];
power_sel[24]:          regdata = power[24];
45 power_sel[25]:          regdata = power[25];
power_sel[26]:          regdata = power[26];
power_sel[27]:          regdata = power[27];
power_sel[28]:          regdata = power[28];
power_sel[29]:          regdata = power[29];

50 power_sel[30]:          regdata = power[30];
power_sel[31]:          regdata = power[31];
power_sel[32]:          regdata = power[32];
power_sel[33]:          regdata = power[33];
55 power_sel[34]:          regdata = power[34];
power_sel[35]:          regdata = power[35];
power_sel[36]:          regdata = power[36];
power_sel[37]:          regdata = power[37];

```



```

power_sel[38]:      regdata = power[38];
power_sel[39]:      regdata = power[39];

5   power_sel[40]:      regdata = power[40];
    power_sel[41]:      regdata = power[41];
    power_sel[42]:      regdata = power[42];
    power_sel[43]:      regdata = power[43];
    power_sel[44]:      regdata = power[44];
10  power_sel[45]:      regdata = power[45];
    power_sel[46]:      regdata = power[46];
    power_sel[47]:      regdata = power[47];
    power_sel[48]:      regdata = power[48];
    power_sel[49]:      regdata = power[49];

15  power_sel[50]:      regdata = power[50];
    power_sel[51]:      regdata = power[51];
    power_sel[52]:      regdata = power[52];
    power_sel[53]:      regdata = power[53];
20  power_sel[54]:      regdata = power[54];
    power_sel[55]:      regdata = power[55];
    power_sel[56]:      regdata = power[56];
    power_sel[57]:      regdata = power[57];
    power_sel[58]:      regdata = power[58];
25  power_sel[59]:      regdata = power[59];

    power_sel[60]:      regdata = power[60];
    power_sel[61]:      regdata = power[61];
    power_sel[62]:      regdata = power[62];
30  power_sel[63]:      regdata = power[63];

    slave_index_sel:    regdata = slave_index;
    s1_nap_hi_sel:      regdata = s1_nap[15:8];
    s1_nap_lo_sel:      regdata = s1_nap[7:0];
    s1_uap_sel:         regdata = s1_uap;
35  s1_lap_hi_sel:      regdata = s1_lap[23:16];
    s1_lap_md_sel:      regdata = s1_lap[15:8];
    s1_lap_lo_sel:      regdata = s1_lap[7:0];
    s1_class_hi_sel:    regdata = s1_class[23:16];
    s1_class_md_sel:    regdata = s1_class[15:8];
40  s1_class_lo_sel:    regdata = s1_class[7:0];
    s1_dclk_up_sel:     regdata = {4'b0,s1_dclk[27:24]};
    s1_dclk_hi_sel:     regdata = s1_dclk[23:16];
    s1_dclk_md_sel:     regdata = s1_dclk[15:8];
    s1_dclk_lo_sel:     regdata = s1_dclk[7:0];
45  s1_amaddr_sel:      regdata = {5'b0,s1_amaddr};
    s1_fhsmisc_sel:     regdata = s1_fhsmisc;

    s2_nap_hi_sel:      regdata = s2_nap[15:8];
    s2_nap_lo_sel:      regdata = s2_nap[7:0];
50  s2_uap_sel:         regdata = s2_uap;
    s2_lap_hi_sel:      regdata = s2_lap[23:16];
    s2_lap_md_sel:      regdata = s2_lap[15:8];
    s2_lap_lo_sel:      regdata = s2_lap[7:0];
    s2_class_hi_sel:    regdata = s2_class[23:16];
    s2_class_md_sel:    regdata = s2_class[15:8];
55  s2_class_lo_sel:    regdata = s2_class[7:0];
    s2_dclk_up_sel:     regdata = {4'b0,s2_dclk[27:24]};

```

```

s2_dclk_hi_sel:      regdata = s2_dclk[23:16];
s2_dclk_md_sel:      regdata = s2_dclk[15:8];
s2_dclk_lo_sel:      regdata = s2_dclk[7:0];
s2_amaddr_sel:      regdata = {5'b0,s2_amaddr};
5  s2_fhsmisc_sel:    regdata = s2_fhsmisc;

s3_nap_hi_sel:      regdata = s3_nap[15:8];
s3_nap_lo_sel:      regdata = s3_nap[7:0];
10 s3_uap_sel:        regdata = s3_uap;
s3_lap_hi_sel:      regdata = s3_lap[23:16];
s3_lap_md_sel:      regdata = s3_lap[15:8];
s3_lap_lo_sel:      regdata = s3_lap[7:0];
s3_class_hi_sel:    regdata = s3_class[23:16];
s3_class_md_sel:    regdata = s3_class[15:8];
15 s3_class_lo_sel:    regdata = s3_class[7:0];
s3_dclk_up_sel:     regdata = {4'b0,s3_dclk[27:24]};
s3_dclk_hi_sel:     regdata = s3_dclk[23:16];
s3_dclk_md_sel:     regdata = s3_dclk[15:8];
s3_dclk_lo_sel:     regdata = s3_dclk[7:0];
20 s3_amaddr_sel:     regdata = {5'b0,s3_amaddr};
s3_fhsmisc_sel:     regdata = s3_fhsmisc;

s4_nap_hi_sel:      regdata = s4_nap[15:8];
s4_nap_lo_sel:      regdata = s4_nap[7:0];
25 s4_uap_sel:        regdata = s4_uap;
s4_lap_hi_sel:      regdata = s4_lap[23:16];
s4_lap_md_sel:      regdata = s4_lap[15:8];
s4_lap_lo_sel:      regdata = s4_lap[7:0];
s4_class_hi_sel:    regdata = s4_class[23:16];
s4_class_md_sel:    regdata = s4_class[15:8];
30 s4_class_lo_sel:    regdata = s4_class[7:0];
s4_dclk_up_sel:     regdata = {4'b0,s4_dclk[27:24]};
s4_dclk_hi_sel:     regdata = s4_dclk[23:16];
s4_dclk_md_sel:     regdata = s4_dclk[15:8];
35 s4_dclk_lo_sel:     regdata = s4_dclk[7:0];
s4_amaddr_sel:     regdata = {5'b0,s4_amaddr};
s4_fhsmisc_sel:     regdata = s4_fhsmisc;

s5_nap_hi_sel:      regdata = s5_nap[15:8];
40 s5_nap_lo_sel:      regdata = s5_nap[7:0];
s5_uap_sel:        regdata = s5_uap;
s5_lap_hi_sel:      regdata = s5_lap[23:16];
s5_lap_md_sel:      regdata = s5_lap[15:8];
s5_lap_lo_sel:      regdata = s5_lap[7:0];
45 s5_class_hi_sel:    regdata = s5_class[23:16];
s5_class_md_sel:    regdata = s5_class[15:8];
s5_class_lo_sel:    regdata = s5_class[7:0];
s5_dclk_up_sel:     regdata = {4'b0,s5_dclk[27:24]};
s5_dclk_hi_sel:     regdata = s5_dclk[23:16];
50 s5_dclk_md_sel:     regdata = s5_dclk[15:8];
s5_dclk_lo_sel:     regdata = s5_dclk[7:0];
s5_amaddr_sel:     regdata = {5'b0,s5_amaddr};
s5_fhsmisc_sel:     regdata = s5_fhsmisc;

55 s6_nap_hi_sel:      regdata = s6_nap[15:8];
s6_nap_lo_sel:      regdata = s6_nap[7:0];
s6_uap_sel:        regdata = s6_uap;

```

```

s6_lap_hi_sel:    regdata = s6_lap[23:16];
s6_lap_md_sel:    regdata = s6_lap[15:8];
s6_lap_lo_sel:    regdata = s6_lap[7:0];
5  s6_class_hi_sel:    regdata = s6_class[23:16];
s6_class_md_sel:    regdata = s6_class[15:8];
s6_class_lo_sel:    regdata = s6_class[7:0];
s6_dclk_up_sel:    regdata = {4'b0,s6_dclk[27:24]};
s6_dclk_hi_sel:    regdata = s6_dclk[23:16];
10 s6_dclk_md_sel:    regdata = s6_dclk[15:8];
s6_dclk_lo_sel:    regdata = s6_dclk[7:0];
s6_amaddr_sel:    regdata = {5'b0,s6_amaddr};
s6_fhsmisc_sel:    regdata = s6_fhsmisc;

s7_nap_hi_sel:    regdata = s7_nap[15:8];
15 s7_nap_lo_sel:    regdata = s7_nap[7:0];
s7_uap_sel:    regdata = s7_uap;
s7_lap_hi_sel:    regdata = s7_lap[23:16];
s7_lap_md_sel:    regdata = s7_lap[15:8];
20 s7_lap_lo_sel:    regdata = s7_lap[7:0];
s7_class_hi_sel:    regdata = s7_class[23:16];
s7_class_md_sel:    regdata = s7_class[15:8];
s7_class_lo_sel:    regdata = s7_class[7:0];
s7_dclk_up_sel:    regdata = {4'b0,s7_dclk[27:24]};
25 s7_dclk_hi_sel:    regdata = s7_dclk[23:16];
s7_dclk_md_sel:    regdata = s7_dclk[15:8];
s7_dclk_lo_sel:    regdata = s7_dclk[7:0];
s7_amaddr_sel:    regdata = {5'b0,s7_amaddr};
s7_fhsmisc_sel:    regdata = s7_fhsmisc;

30 s8_nap_hi_sel:    regdata = s8_nap[15:8];
s8_nap_lo_sel:    regdata = s8_nap[7:0];
s8_uap_sel:    regdata = s8_uap;
s8_lap_hi_sel:    regdata = s8_lap[23:16];
s8_lap_md_sel:    regdata = s8_lap[15:8];
35 s8_lap_lo_sel:    regdata = s8_lap[7:0];
s8_class_hi_sel:    regdata = s8_class[23:16];
s8_class_md_sel:    regdata = s8_class[15:8];
s8_class_lo_sel:    regdata = s8_class[7:0];
s8_dclk_up_sel:    regdata = {4'b0,s8_dclk[27:24]};
40 s8_dclk_hi_sel:    regdata = s8_dclk[23:16];
s8_dclk_md_sel:    regdata = s8_dclk[15:8];
s8_dclk_lo_sel:    regdata = s8_dclk[7:0];
s8_amaddr_sel:    regdata = {5'b0,s8_amaddr};
45 s8_fhsmisc_sel:    regdata = s8_fhsmisc;

default:    regdata = 8'b0;

endcase

50

/** reg address decode */
assign    revision_sel =    ioadr == 16'h0000;
55 assign    stepping_sel =    ioadr == 16'h0001;
assign    ownnap_hi_sel =    ioadr == 16'h0002;
assign    ownnap_lo_sel =    ioadr == 16'h0003;
assign    ownuap_sel =    ioadr == 16'h0004;

```

```

assign    ownlap_hi_sel =    ioadr == 16'h0005;
assign    ownlap_md_sel =    ioadr == 16'h0006;
assign    ownlap_lo_sel =    ioadr == 16'h0007;
5 assign   ownclass_hi_sel =    ioadr == 16'h0008;
5 assign   ownclass_md_sel = ioadr == 16'h0009;
assign    ownclass_lo_sel = ioadr == 16'h000a;
assign    ownfhsmisc_sel = ioadr == 16'h000b;
assign    config_sel =        ioadr == 16'h000c;
10 assign  rx_setup_sel =      ioadr == 16'h000d;
10 assign  carrier_hi_sel = ioadr == 16'h000e;
assign    carrier_lo_sel = ioadr == 16'h000f;

assign    cmd1_sel =          ioadr == 16'h0010;
15 assign  startcmd_sel =      ioadr == 16'h0011;
15 assign  stopcmd_sel =       ioadr == 16'h0012;
assign    psaving_sel =        ioadr == 16'h0013;
assign    glap_hi_sel =         ioadr == 16'h0014;
assign    glap_md_sel =         ioadr == 16'h0015;
20 assign  glap_lo_sel =        ioadr == 16'h0016;
20 assign  dlap_hi_sel =        ioadr == 16'h0017;
assign    dlap_md_sel =         ioadr == 16'h0018;
assign    dlap_lo_sel =         ioadr == 16'h0019;
25 assign  plap_hi_sel =        ioadr == 16'h001a;
25 assign  plap_md_sel =        ioadr == 16'h001b;
25 assign  plap_lo_sel =        ioadr == 16'h001c;
assign    puap_sel =           ioadr == 16'h001d;
assign    forced_rx_sel =      ioadr == 16'h001e;
assign    dci_sel =            ioadr == 16'h001f;

30 assign  pslave_clk1_sel = ioadr == 16'h0020;
assign    pslave_clk2_sel = ioadr == 16'h0021;
assign    pslave_clk3_sel = ioadr == 16'h0022;
assign    pslave_clk4_sel = ioadr == 16'h0023;
35 assign  txamaddr_sel =       ioadr == 16'h0024;
35 assign  tx_length_hi_sel =   ioadr == 16'h0025;
assign    tx_length_lo_sel =   ioadr == 16'h0026;
assign    tx_type_sel =         ioadr == 16'h0027;
assign    isrand_seed_sel =     ioadr == 16'h0028;
40 assign  mstates_sel =        ioadr == 16'h0029;
40 assign  sstates_sel =        ioadr == 16'h002a;
assign    intstat3_sel =        ioadr == 16'h002d;
assign    intmask3_sel =        ioadr == 16'h002e;
assign    intrst3_sel =         ioadr == 16'h002f;

45 assign  intstat1_sel =        ioadr == 16'h0030;
assign    intmask1_sel =        ioadr == 16'h0031;
assign    intrst1_sel =         ioadr == 16'h0032;

50 assign  intstat2_sel =        ioadr == 16'h0033;
50 assign  intmask2_sel =        ioadr == 16'h0034;
assign    intrst2_sel =         ioadr == 16'h0035;
assign    iscanstat_sel =       ioadr == 16'h0036;
assign    pscanstat_sel =       ioadr == 16'h0037;
55 assign  pagestatus_sel = ioadr == 16'h0038;
55 assign  psavstat_sel =       ioadr == 16'h0039;
assign    recvdlap_up_sel = ioadr == 16'h003a;
assign    recvdlap_md_sel = ioadr == 16'h003b;

```

```

assign    recvdlap_lo_sel = ioadr == 16'h003c;
assign    recvdamaddr_sel = ioadr == 16'h003d;
assign    recvdstat_sel =      ioadr == 16'h003e;
assign    tx_setup_sel =      ioadr == 16'h003f;

5
assign    tbeacon_hi_sel = ioadr == 16'h0040;
assign    tbeacon_lo_sel = ioadr == 16'h0041;
assign    nb_hi_sel =      ioadr == 16'h0042;
assign    nb_lo_sel =      ioadr == 16'h0043;
10 assign    db_hi_sel =      ioadr == 16'h0044;
assign    db_lo_sel =      ioadr == 16'h0045;
assign    tb_hi_sel =      ioadr == 16'h0046;
assign    tb_lo_sel =      ioadr == 16'h0047;
assign    maccess_hi_sel = ioadr == 16'h0048;
15 assign    maccess_lo_sel = ioadr == 16'h0049;
assign    taccess_hi_sel = ioadr == 16'h004a;
assign    taccess_lo_sel = ioadr == 16'h004b;
assign    daccess_hi_sel = ioadr == 16'h004c;
assign    daccess_lo_sel = ioadr == 16'h004d;
20 assign    nacc_slot_hi_sel =      ioadr == 16'h004e;
assign    nacc_slot_lo_sel =      ioadr == 16'h004f;

assign    nb_sleep_hi_sel = ioadr == 16'h0050;
assign    nb_sleep_lo_sel = ioadr == 16'h0051;
25 assign    db_sleep_hi_sel = ioadr == 16'h0052;
assign    db_sleep_lo_sel = ioadr == 16'h0053;
assign    npoll_hi_sel =      ioadr == 16'h0054;
assign    npoll_lo_sel =      ioadr == 16'h0055;
assign    tiw_reg_hi_sel = ioadr == 16'h0056;
30 assign    tiw_reg_lo_sel = ioadr == 16'h0057;
assign    tii_reg_hi_sel = ioadr == 16'h0058;
assign    tii_reg_lo_sel = ioadr == 16'h0059;
assign    tpw_reg_hi_sel = ioadr == 16'h005a;
assign    tpw_reg_lo_sel = ioadr == 16'h005b;
35 assign    tpi_reg_hi_sel = ioadr == 16'h005c;
assign    tpi_reg_lo_sel = ioadr == 16'h005d;
assign    page_reg_hi_sel = ioadr == 16'h005e;
assign    page_reg_lo_sel = ioadr == 16'h005f;

40 assign    pageresp_reg_hi_sel = ioadr == 16'h0060;
assign    pageresp_reg_lo_sel = ioadr == 16'h0061;
assign    newconn_reg_hi_sel = ioadr == 16'h0062;
assign    newconn_reg_lo_sel = ioadr == 16'h0063;
45 assign    inquiry_reg_hi_sel = ioadr == 16'h0064;
assign    inquiry_reg_lo_sel = ioadr == 16'h0065;
assign    inqresp_reg_hi_sel = ioadr == 16'h0066;
assign    inqresp_reg_lo_sel = ioadr == 16'h0067;
assign    nbc_sel =      ioadr == 16'h0068;
assign    npage_sel =      ioadr == 16'h0069;
50 assign    tx_reg_sel =      ioadr == 16'h006a;
assign    superv_reg_hi_sel = ioadr == 16'h006e;
assign    superv_reg_lo_sel = ioadr == 16'h006f;
assign    fifoadr_hi_sel = ioadr == 16'h0070;
assign    fifoadr_lo_sel = ioadr == 16'h0071;
55 assign    fifo_data_sel =      ioadr == 16'h0072;
assign    fifo_status_sel = ioadr == 16'h0073;
assign    tscol_sel =      ioadr == 16'h0075;

```

```

5  assign      dsco1_sel =      ioadr == 16'h0076;
    assign      airmode1_sel =      ioadr == 16'h0077;
    assign      tsco2_sel =      ioadr == 16'h0078;
    assign      dsco2_sel =      ioadr == 16'h0079;
10  assign      airmode2_sel =      ioadr == 16'h007a;
    assign      tsco3_sel =      ioadr == 16'h007b;
    assign      dsco3_sel =      ioadr == 16'h007c;
    assign      airmode3_sel =      ioadr == 16'h007d;
    assign      piconetnum_sel = ioadr == 16'h0080;

// value of 0x81 determines which piconet to program
// current implementation: 00 only
15 // future expansion to m2: 01, m3: 02, etc.
    assign      master_index_sel = ioadr == 16'h0081;
    assign      m1_nap_hi_sel =      ioadr == 16'h0082;
    assign      m1_nap_lo_sel =      ioadr == 16'h0083;
    assign      m1_uap_sel =          ioadr == 16'h0084;
20  assign      m1_lap_hi_sel =      ioadr == 16'h0085;
    assign      m1_lap_md_sel =      ioadr == 16'h0086;
    assign      m1_lap_lo_sel =      ioadr == 16'h0087;
    assign      m1_class_hi_sel = ioadr == 16'h0088;
    assign      m1_class_md_sel = ioadr == 16'h0089;
25  assign      m1_class_lo_sel = ioadr == 16'h008a;
    assign      m1_dclk_up_sel = ioadr == 16'h008b;
    assign      m1_dclk_hi_sel = ioadr == 16'h008c;
    assign      m1_dclk_md_sel = ioadr == 16'h008d;
    assign      m1_dclk_lo_sel = ioadr == 16'h008e;
30  assign      m1_amaddr_sel =      ioadr == 16'h008f;
    assign      m1_fhsmisc_sel = ioadr == 16'h0090;
    assign      m1_pmaddr_sel =      ioadr == 16'h0091;
    assign      m1_araddr_sel =      ioadr == 16'h0092;
    assign      m1_dsniff_hi_sel =    ioadr == 16'h0093;
35  assign      m1_dsniff_lo_sel =    ioadr == 16'h0094;
    assign      m1_tsniff_hi_sel =    ioadr == 16'h0095;
    assign      m1_tsniff_lo_sel =    ioadr == 16'h0096;
    assign      m1_nsniffatt_hi_sel = ioadr == 16'h0097;
    assign      m1_nsniffatt_lo_sel = ioadr == 16'h0098;
40  assign      m1_nsniffatt_timer_hi_sel = ioadr == 16'h0099;
    assign      m1_nsniffatt_timer_lo_sel = ioadr == 16'h009a;
    assign      m1_hold_timer_hi_sel = ioadr == 16'h009b;
    assign      m1_hold_timer_lo_sel = ioadr == 16'h009c;
    assign      m1_tbeacon_hi_sel =   ioadr == 16'h009d;
45  assign      m1_tbeacon_lo_sel =   ioadr == 16'h009e;
    assign      m1_nb_hi_sel =        ioadr == 16'h009f;
    assign      m1_nb_lo_sel =        ioadr == 16'h00a0;
    assign      m1_db_hi_sel =        ioadr == 16'h00a1;
    assign      m1_db_lo_sel =        ioadr == 16'h00a2;
50  assign      m1_tb_hi_sel =        ioadr == 16'h00a3;
    assign      m1_tb_lo_sel =        ioadr == 16'h00a4;
    assign      m1_maccess_hi_sel =   ioadr == 16'h00a5;
    assign      m1_maccess_lo_sel =   ioadr == 16'h00a6;
    assign      m1_taccess_hi_sel =   ioadr == 16'h00a7;
55  assign      m1_taccess_lo_sel =   ioadr == 16'h00a8;
    assign      m1_daccess_hi_sel =   ioadr == 16'h00a9;
    assign      m1_daccess_lo_sel =   ioadr == 16'h00aa;

```

```

assign      m1_nacc_slot_hi_sel =   ioadr == 16'h00ab;
assign      m1_nacc_slot_lo_sel =   ioadr == 16'h00ac;
assign      m1_nb_sleep_hi_sel =     ioadr == 16'h00ad;
assign      m1_nb_sleep_lo_sel =     ioadr == 16'h00ae;
5 assign     m1_db_sleep_hi_sel =     ioadr == 16'h00af;
assign      m1_db_sleep_lo_sel =     ioadr == 16'h00b0;
assign      m1_npoll_hi_sel = ioadr == 16'h00b1;
assign      m1_npoll_lo_sel = ioadr == 16'h00b2;

10

//security 0x7e, data reg 0x7f
assign      security_index_sel =     ioadr == 16'h007e;
assign      authen_key1_sel = ioadr == 16'h007f;
15 assign     authen_key2_sel = ioadr == 16'h017f;
assign      authen_key3_sel = ioadr == 16'h027f;
assign      authen_key4_sel = ioadr == 16'h037f;
assign      authen_key5_sel = ioadr == 16'h047f;
20 assign     authen_key6_sel = ioadr == 16'h057f;
assign      authen_key7_sel = ioadr == 16'h067f;
assign      authen_key8_sel = ioadr == 16'h077f;
assign      authen_key9_sel = ioadr == 16'h087f;
assign      authen_key10_sel =        ioadr == 16'h097f;
assign      authen_key11_sel =        ioadr == 16'h0a7f;
25 assign     authen_key12_sel =        ioadr == 16'h0b7f;
assign      authen_key13_sel =        ioadr == 16'h0c7f;
assign      authen_key14_sel =        ioadr == 16'h0d7f;
assign      authen_key15_sel =        ioadr == 16'h0e7f;
30 assign     authen_key16_sel =        ioadr == 16'h0f7f;
assign      encryp_key1_sel = ioadr == 16'h107f;
assign      encryp_key2_sel = ioadr == 16'h117f;
assign      encryp_key3_sel = ioadr == 16'h127f;
assign      encryp_key4_sel = ioadr == 16'h137f;
35 assign     encryp_key5_sel = ioadr == 16'h147f;
assign      encryp_key6_sel = ioadr == 16'h157f;
assign      encryp_key7_sel = ioadr == 16'h167f;
assign      encryp_key8_sel = ioadr == 16'h177f;
assign      encryp_key9_sel = ioadr == 16'h187f;
40 assign     encryp_key10_sel =        ioadr == 16'h197f;
assign      encryp_key11_sel =        ioadr == 16'h1a7f;
assign      encryp_key12_sel =        ioadr == 16'h1b7f;
assign      encryp_key13_sel =        ioadr == 16'h1c7f;
assign      encryp_key14_sel =        ioadr == 16'h1d7f;
45 assign     encryp_key15_sel =        ioadr == 16'h1e7f;
assign      encryp_key16_sel =        ioadr == 16'h1f7f;
assign      encryp_length_sel = ioadr == 16'h207f;
assign      encryp_rand_sel = ioadr == 16'h217f;

50

//hop freq 0x2b
assign      hop_index_sel =          ioadr == 16'h002b;
assign      hopfreq_hi_sel[0] =       ioadr == 16'h002c;
assign      hopfreq_lo_sel[0] =       ioadr == 16'h012c;
55 assign     hopfreq_hi_sel[1] =       ioadr == 16'h022c;
assign      hopfreq_lo_sel[1] =       ioadr == 16'h032c;
assign      hopfreq_hi_sel[2] =       ioadr == 16'h042c;

```

```

5      assign      hopfreq_lo_sel[2] =      ioadr == 16'h052c;
      assign      hopfreq_hi_sel[3] =      ioadr == 16'h062c;
      assign      hopfreq_lo_sel[3] =      ioadr == 16'h072c;
      assign      hopfreq_hi_sel[4] =      ioadr == 16'h082c;
      assign      hopfreq_lo_sel[4] =      ioadr == 16'h092c;
      assign      hopfreq_hi_sel[5] =      ioadr == 16'h0a2c;
      assign      hopfreq_lo_sel[5] =      ioadr == 16'h0b2c;
      assign      hopfreq_hi_sel[6] =      ioadr == 16'h0c2c;
      assign      hopfreq_lo_sel[6] =      ioadr == 16'h0d2c;
10     assign      hopfreq_hi_sel[7] =      ioadr == 16'h0e2c;
      assign      hopfreq_lo_sel[7] =      ioadr == 16'h0f2c;

      assign      hopfreq_hi_sel[8] =      ioadr == 16'h102c;
      assign      hopfreq_lo_sel[8] =      ioadr == 16'h112c;
15     assign      hopfreq_hi_sel[9] =      ioadr == 16'h122c;
      assign      hopfreq_lo_sel[9] =      ioadr == 16'h132c;
      assign      hopfreq_hi_sel[10] =     ioadr == 16'h142c;
      assign      hopfreq_lo_sel[10] =     ioadr == 16'h152c;
      assign      hopfreq_hi_sel[11] =     ioadr == 16'h162c;
20     assign      hopfreq_lo_sel[11] =     ioadr == 16'h172c;
      assign      hopfreq_hi_sel[12] =     ioadr == 16'h182c;
      assign      hopfreq_lo_sel[12] =     ioadr == 16'h192c;
      assign      hopfreq_hi_sel[13] =     ioadr == 16'h1a2c;
      assign      hopfreq_lo_sel[13] =     ioadr == 16'h1b2c;
25     assign      hopfreq_hi_sel[14] =     ioadr == 16'h1c2c;
      assign      hopfreq_lo_sel[14] =     ioadr == 16'h1d2c;
      assign      hopfreq_hi_sel[15] =     ioadr == 16'h1e2c;
      assign      hopfreq_lo_sel[15] =     ioadr == 16'h1f2c;

30     assign      hopfreq_hi_sel[16] =     ioadr == 16'h202c;
      assign      hopfreq_lo_sel[16] =     ioadr == 16'h212c;
      assign      hopfreq_hi_sel[17] =     ioadr == 16'h222c;
      assign      hopfreq_lo_sel[17] =     ioadr == 16'h232c;
      assign      hopfreq_hi_sel[18] =     ioadr == 16'h242c;
35     assign      hopfreq_lo_sel[18] =     ioadr == 16'h252c;
      assign      hopfreq_hi_sel[19] =     ioadr == 16'h262c;
      assign      hopfreq_lo_sel[19] =     ioadr == 16'h272c;
      assign      hopfreq_hi_sel[20] =     ioadr == 16'h282c;
      assign      hopfreq_lo_sel[20] =     ioadr == 16'h292c;
40     assign      hopfreq_hi_sel[21] =     ioadr == 16'h2a2c;
      assign      hopfreq_lo_sel[21] =     ioadr == 16'h2b2c;
      assign      hopfreq_hi_sel[22] =     ioadr == 16'h2c2c;
      assign      hopfreq_lo_sel[22] =     ioadr == 16'h2d2c;
      assign      hopfreq_hi_sel[23] =     ioadr == 16'h2e2c;
45     assign      hopfreq_lo_sel[23] =     ioadr == 16'h2f2c;

      assign      hopfreq_hi_sel[24] =     ioadr == 16'h302c;
      assign      hopfreq_lo_sel[24] =     ioadr == 16'h312c;
      assign      hopfreq_hi_sel[25] =     ioadr == 16'h322c;
50     assign      hopfreq_lo_sel[25] =     ioadr == 16'h332c;
      assign      hopfreq_hi_sel[26] =     ioadr == 16'h342c;
      assign      hopfreq_lo_sel[26] =     ioadr == 16'h352c;
      assign      hopfreq_hi_sel[27] =     ioadr == 16'h362c;
      assign      hopfreq_lo_sel[27] =     ioadr == 16'h372c;
55     assign      hopfreq_hi_sel[28] =     ioadr == 16'h382c;
      assign      hopfreq_lo_sel[28] =     ioadr == 16'h392c;
      assign      hopfreq_hi_sel[29] =     ioadr == 16'h3a2c;

```



```

5  assign      hopfreq_lo_sel[29] =   ioadr == 16'h3b2c;
    assign      hopfreq_hi_sel[30] =   ioadr == 16'h3c2c;
    assign      hopfreq_lo_sel[30] =   ioadr == 16'h3d2c;
    assign      hopfreq_hi_sel[31] =   ioadr == 16'h3e2c;
    assign      hopfreq_lo_sel[31] =   ioadr == 16'h3f2c;

10  assign      hopfreq_hi_sel[32] =   ioadr == 16'h402c;
    assign      hopfreq_lo_sel[32] =   ioadr == 16'h412c;
    assign      hopfreq_hi_sel[33] =   ioadr == 16'h422c;
    assign      hopfreq_lo_sel[33] =   ioadr == 16'h432c;
    assign      hopfreq_hi_sel[34] =   ioadr == 16'h442c;
    assign      hopfreq_lo_sel[34] =   ioadr == 16'h452c;
    assign      hopfreq_hi_sel[35] =   ioadr == 16'h462c;
    assign      hopfreq_lo_sel[35] =   ioadr == 16'h472c;
15  assign      hopfreq_hi_sel[36] =   ioadr == 16'h482c;
    assign      hopfreq_lo_sel[36] =   ioadr == 16'h492c;
    assign      hopfreq_hi_sel[37] =   ioadr == 16'h4a2c;
    assign      hopfreq_lo_sel[37] =   ioadr == 16'h4b2c;
    assign      hopfreq_hi_sel[38] =   ioadr == 16'h4c2c;
20  assign      hopfreq_lo_sel[38] =   ioadr == 16'h4d2c;
    assign      hopfreq_hi_sel[39] =   ioadr == 16'h4e2c;
    assign      hopfreq_lo_sel[39] =   ioadr == 16'h4f2c;

25  assign      hopfreq_hi_sel[40] =   ioadr == 16'h502c;
    assign      hopfreq_lo_sel[40] =   ioadr == 16'h512c;
    assign      hopfreq_hi_sel[41] =   ioadr == 16'h522c;
    assign      hopfreq_lo_sel[41] =   ioadr == 16'h532c;
    assign      hopfreq_hi_sel[42] =   ioadr == 16'h542c;
    assign      hopfreq_lo_sel[42] =   ioadr == 16'h552c;
30  assign      hopfreq_hi_sel[43] =   ioadr == 16'h562c;
    assign      hopfreq_lo_sel[43] =   ioadr == 16'h572c;
    assign      hopfreq_hi_sel[44] =   ioadr == 16'h582c;
    assign      hopfreq_lo_sel[44] =   ioadr == 16'h592c;
    assign      hopfreq_hi_sel[45] =   ioadr == 16'h5a2c;
35  assign      hopfreq_lo_sel[45] =   ioadr == 16'h5b2c;
    assign      hopfreq_hi_sel[46] =   ioadr == 16'h5c2c;
    assign      hopfreq_lo_sel[46] =   ioadr == 16'h5d2c;
    assign      hopfreq_hi_sel[47] =   ioadr == 16'h5e2c;
    assign      hopfreq_lo_sel[47] =   ioadr == 16'h5f2c;
40

    assign      hopfreq_hi_sel[48] =   ioadr == 16'h602c;
    assign      hopfreq_lo_sel[48] =   ioadr == 16'h612c;
    assign      hopfreq_hi_sel[49] =   ioadr == 16'h622c;
    assign      hopfreq_lo_sel[49] =   ioadr == 16'h632c;
45  assign      hopfreq_hi_sel[50] =   ioadr == 16'h642c;
    assign      hopfreq_lo_sel[50] =   ioadr == 16'h652c;
    assign      hopfreq_hi_sel[51] =   ioadr == 16'h662c;
    assign      hopfreq_lo_sel[51] =   ioadr == 16'h672c;
    assign      hopfreq_hi_sel[52] =   ioadr == 16'h682c;
50  assign      hopfreq_lo_sel[52] =   ioadr == 16'h692c;
    assign      hopfreq_hi_sel[53] =   ioadr == 16'h6a2c;
    assign      hopfreq_lo_sel[53] =   ioadr == 16'h6b2c;
    assign      hopfreq_hi_sel[54] =   ioadr == 16'h6c2c;
    assign      hopfreq_lo_sel[54] =   ioadr == 16'h6d2c;
55  assign      hopfreq_hi_sel[55] =   ioadr == 16'h6e2c;
    assign      hopfreq_lo_sel[55] =   ioadr == 16'h6f2c;

```

```

5  assign      hopfreq_hi_sel[56] =      ioadr == 16'h702c;
   assign      hopfreq_lo_sel[56] =      ioadr == 16'h712c;
   assign      hopfreq_hi_sel[57] =      ioadr == 16'h722c;
   assign      hopfreq_lo_sel[57] =      ioadr == 16'h732c;
   assign      hopfreq_hi_sel[58] =      ioadr == 16'h742c;
   assign      hopfreq_lo_sel[58] =      ioadr == 16'h752c;
   assign      hopfreq_hi_sel[59] =      ioadr == 16'h762c;
   assign      hopfreq_lo_sel[59] =      ioadr == 16'h772c;
10  assign      hopfreq_hi_sel[60] =      ioadr == 16'h782c;
   assign      hopfreq_lo_sel[60] =      ioadr == 16'h792c;
   assign      hopfreq_hi_sel[61] =      ioadr == 16'h7a2c;
   assign      hopfreq_lo_sel[61] =      ioadr == 16'h7b2c;
   assign      hopfreq_hi_sel[62] =      ioadr == 16'h7c2c;
   assign      hopfreq_lo_sel[62] =      ioadr == 16'h7d2c;
15  assign      hopfreq_hi_sel[63] =      ioadr == 16'h7e2c;
   assign      hopfreq_lo_sel[63] =      ioadr == 16'h7f2c;

   assign      hopfreq_hi_sel[64] =      ioadr == 16'h802c;
20  assign      hopfreq_lo_sel[64] =      ioadr == 16'h812c;
   assign      hopfreq_hi_sel[65] =      ioadr == 16'h822c;
   assign      hopfreq_lo_sel[65] =      ioadr == 16'h832c;
   assign      hopfreq_hi_sel[66] =      ioadr == 16'h842c;
   assign      hopfreq_lo_sel[66] =      ioadr == 16'h852c;
   assign      hopfreq_hi_sel[67] =      ioadr == 16'h862c;
25  assign      hopfreq_lo_sel[67] =      ioadr == 16'h872c;
   assign      hopfreq_hi_sel[68] =      ioadr == 16'h882c;
   assign      hopfreq_lo_sel[68] =      ioadr == 16'h892c;
   assign      hopfreq_hi_sel[69] =      ioadr == 16'h8a2c;
   assign      hopfreq_lo_sel[69] =      ioadr == 16'h8b2c;
30  assign      hopfreq_hi_sel[70] =      ioadr == 16'h8c2c;
   assign      hopfreq_lo_sel[70] =      ioadr == 16'h8d2c;
   assign      hopfreq_hi_sel[71] =      ioadr == 16'h8e2c;
   assign      hopfreq_lo_sel[71] =      ioadr == 16'h8f2c;

   assign      hopfreq_hi_sel[72] =      ioadr == 16'h902c;
35  assign      hopfreq_lo_sel[72] =      ioadr == 16'h912c;
   assign      hopfreq_hi_sel[73] =      ioadr == 16'h922c;
   assign      hopfreq_lo_sel[73] =      ioadr == 16'h932c;
   assign      hopfreq_hi_sel[74] =      ioadr == 16'h942c;
40  assign      hopfreq_lo_sel[74] =      ioadr == 16'h952c;
   assign      hopfreq_hi_sel[75] =      ioadr == 16'h962c;
   assign      hopfreq_lo_sel[75] =      ioadr == 16'h972c;
   assign      hopfreq_hi_sel[76] =      ioadr == 16'h982c;
   assign      hopfreq_lo_sel[76] =      ioadr == 16'h992c;
45  assign      hopfreq_hi_sel[77] =      ioadr == 16'h9a2c;
   assign      hopfreq_lo_sel[77] =      ioadr == 16'h9b2c;
   assign      hopfreq_hi_sel[78] =      ioadr == 16'h9c2c;
   assign      hopfreq_lo_sel[78] =      ioadr == 16'h9d2c;

50  //power level
   assign      power_sel[0] =            ioadr == 16'ha02c;
   assign      power_sel[1] =            ioadr == 16'ha12c;
55  assign      power_sel[2] =            ioadr == 16'ha22c;
   assign      power_sel[3] =            ioadr == 16'ha32c;
   assign      power_sel[4] =            ioadr == 16'ha42c;

```

```

assign    power_sel[5] =      ioadr == 16'ha52c;
assign    power_sel[6] =      ioadr == 16'ha62c;
assign    power_sel[7] =      ioadr == 16'ha72c;
assign    power_sel[8] =      ioadr == 16'ha82c;
5 assign   power_sel[9] =      ioadr == 16'ha92c;
assign    power_sel[10] =     ioadr == 16'haa2c;
assign    power_sel[11] =     ioadr == 16'hab2c;
assign    power_sel[12] =     ioadr == 16'hac2c;
10 assign  power_sel[13] =     ioadr == 16'had2c;
assign    power_sel[14] =     ioadr == 16'hae2c;
assign    power_sel[15] =     ioadr == 16'haf2c;
assign    power_sel[16] =     ioadr == 16'hb02c;
assign    power_sel[17] =     ioadr == 16'hb12c;
15 assign  power_sel[18] =     ioadr == 16'hb22c;
assign    power_sel[19] =     ioadr == 16'hb32c;
assign    power_sel[20] =     ioadr == 16'hb42c;
assign    power_sel[21] =     ioadr == 16'hb52c;
assign    power_sel[22] =     ioadr == 16'hb62c;
20 assign  power_sel[23] =     ioadr == 16'hb72c;
assign    power_sel[24] =     ioadr == 16'hb82c;
assign    power_sel[25] =     ioadr == 16'hb92c;
assign    power_sel[26] =     ioadr == 16'hba2c;
assign    power_sel[27] =     ioadr == 16'hbb2c;
25 assign  power_sel[28] =     ioadr == 16'hbc2c;
assign    power_sel[29] =     ioadr == 16'hbd2c;
assign    power_sel[30] =     ioadr == 16'hbe2c;
assign    power_sel[31] =     ioadr == 16'hbf2c;
assign    power_sel[32] =     ioadr == 16'hc02c;
30 assign  power_sel[33] =     ioadr == 16'hc12c;
assign    power_sel[34] =     ioadr == 16'hc22c;
assign    power_sel[35] =     ioadr == 16'hc32c;
assign    power_sel[36] =     ioadr == 16'hc42c;
assign    power_sel[37] =     ioadr == 16'hc52c;
35 assign  power_sel[38] =     ioadr == 16'hc62c;
assign    power_sel[39] =     ioadr == 16'hc72c;
assign    power_sel[40] =     ioadr == 16'hc82c;
assign    power_sel[41] =     ioadr == 16'hc92c;
assign    power_sel[42] =     ioadr == 16'hca2c;
40 assign  power_sel[43] =     ioadr == 16'hcb2c;
assign    power_sel[44] =     ioadr == 16'hcc2c;
assign    power_sel[45] =     ioadr == 16'hcd2c;
assign    power_sel[46] =     ioadr == 16'hce2c;
assign    power_sel[47] =     ioadr == 16'hcf2c;
45 assign  power_sel[48] =     ioadr == 16'hd02c;
assign    power_sel[49] =     ioadr == 16'hd12c;
assign    power_sel[50] =     ioadr == 16'hd22c;
assign    power_sel[51] =     ioadr == 16'hd32c;
assign    power_sel[52] =     ioadr == 16'hd42c;
50 assign  power_sel[53] =     ioadr == 16'hd52c;
assign    power_sel[54] =     ioadr == 16'hd62c;
assign    power_sel[55] =     ioadr == 16'hd72c;
assign    power_sel[56] =     ioadr == 16'hd82c;
assign    power_sel[57] =     ioadr == 16'hd92c;
55 assign  power_sel[58] =     ioadr == 16'hda2c;
assign    power_sel[59] =     ioadr == 16'hdb2c;
assign    power_sel[60] =     ioadr == 16'hdc2c;
assign    power_sel[61] =     ioadr == 16'hdd2c;

```

```

assign      power_sel[62] =          ioadr == 16'hde2c;
assign      power_sel[63] =          ioadr == 16'hdf2c;

5
//external slavel-slave256 index 0xc0, data 0xc1
assign      slave_index_sel = ioadr == 16'h00c0;

10
assign      s1_nap_hi_sel =          ioadr == 16'h00c1;
assign      s1_nap_lo_sel =          ioadr == 16'h00c2;
assign      s1_uap_sel =             ioadr == 16'h00c3;
assign      s1_lap_hi_sel =          ioadr == 16'h00c4;
assign      s1_lap_md_sel =          ioadr == 16'h00c5;
assign      s1_lap_lo_sel =          ioadr == 16'h00c6;

15
assign      s1_class_hi_sel = ioadr == 16'h00c7;
assign      s1_class_md_sel = ioadr == 16'h00c8;
assign      s1_class_lo_sel = ioadr == 16'h00c9;
assign      s1_dclk_up_sel = ioadr == 16'h00ca;
assign      s1_dclk_hi_sel = ioadr == 16'h00cb;

20
assign      s1_dclk_md_sel = ioadr == 16'h00cc;
assign      s1_dclk_lo_sel = ioadr == 16'h00cd;
assign      s1_amaddr_sel =          ioadr == 16'h00ce;
assign      s1_fhsmisc_sel = ioadr == 16'h00cf;

25
assign      s2_nap_hi_sel =          ioadr == 16'h01c1;
assign      s2_nap_lo_sel =          ioadr == 16'h01c2;
assign      s2_uap_sel =             ioadr == 16'h01c3;
assign      s2_lap_hi_sel =          ioadr == 16'h01c4;
assign      s2_lap_md_sel =          ioadr == 16'h01c5;

30
assign      s2_lap_lo_sel =          ioadr == 16'h01c6;
assign      s2_class_hi_sel = ioadr == 16'h01c7;
assign      s2_class_md_sel = ioadr == 16'h01c8;
assign      s2_class_lo_sel = ioadr == 16'h01c9;
assign      s2_dclk_up_sel = ioadr == 16'h01ca;

35
assign      s2_dclk_hi_sel = ioadr == 16'h01cb;
assign      s2_dclk_md_sel = ioadr == 16'h01cc;
assign      s2_dclk_lo_sel = ioadr == 16'h01cd;
assign      s2_amaddr_sel =          ioadr == 16'h01ce;
assign      s2_fhsmisc_sel = ioadr == 16'h01cf;

40
assign      s3_nap_hi_sel =          ioadr == 16'h02c1;
assign      s3_nap_lo_sel =          ioadr == 16'h02c2;
assign      s3_uap_sel =             ioadr == 16'h02c3;
assign      s3_lap_hi_sel =          ioadr == 16'h02c4;

45
assign      s3_lap_md_sel =          ioadr == 16'h02c5;
assign      s3_lap_lo_sel =          ioadr == 16'h02c6;
assign      s3_class_hi_sel = ioadr == 16'h02c7;
assign      s3_class_md_sel = ioadr == 16'h02c8;
assign      s3_class_lo_sel = ioadr == 16'h02c9;

50
assign      s3_dclk_up_sel = ioadr == 16'h02ca;
assign      s3_dclk_hi_sel = ioadr == 16'h02cb;
assign      s3_dclk_md_sel = ioadr == 16'h02cc;
assign      s3_dclk_lo_sel = ioadr == 16'h02cd;

55
assign      s3_amaddr_sel =          ioadr == 16'h02ce;
assign      s3_fhsmisc_sel = ioadr == 16'h02cf;

assign      s4_nap_hi_sel =          ioadr == 16'h03c1;

```

```

5  assign      s4_nap_lo_sel =      ioadr == 16'h03c2;
   assign      s4_uap_sel =          ioadr == 16'h03c3;
   assign      s4_lap_hi_sel =       ioadr == 16'h03c4;
   assign      s4_lap_md_sel =       ioadr == 16'h03c5;
   assign      s4_lap_lo_sel =       ioadr == 16'h03c6;
   assign      s4_class_hi_sel = ioadr == 16'h03c7;
   assign      s4_class_md_sel = ioadr == 16'h03c8;
   assign      s4_class_lo_sel = ioadr == 16'h03c9;
10  assign      s4_dclk_up_sel = ioadr == 16'h03ca;
   assign      s4_dclk_hi_sel = ioadr == 16'h03cb;
   assign      s4_dclk_md_sel = ioadr == 16'h03cc;
   assign      s4_dclk_lo_sel = ioadr == 16'h03cd;
   assign      s4_amaddr_sel =       ioadr == 16'h03ce;
   assign      s4_fhsmisc_sel = ioadr == 16'h03cf;
15
   assign      s5_nap_hi_sel =          ioadr == 16'h04c1;
   assign      s5_nap_lo_sel =          ioadr == 16'h04c2;
   assign      s5_uap_sel =              ioadr == 16'h04c3;
   assign      s5_lap_hi_sel =           ioadr == 16'h04c4;
20  assign      s5_lap_md_sel =           ioadr == 16'h04c5;
   assign      s5_lap_lo_sel =           ioadr == 16'h04c6;
   assign      s5_class_hi_sel = ioadr == 16'h04c7;
   assign      s5_class_md_sel = ioadr == 16'h04c8;
   assign      s5_class_lo_sel = ioadr == 16'h04c9;
25  assign      s5_dclk_up_sel = ioadr == 16'h04ca;
   assign      s5_dclk_hi_sel = ioadr == 16'h04cb;
   assign      s5_dclk_md_sel = ioadr == 16'h04cc;
   assign      s5_dclk_lo_sel = ioadr == 16'h04cd;
   assign      s5_amaddr_sel =          ioadr == 16'h04ce;
30  assign      s5_fhsmisc_sel = ioadr == 16'h04cf;
   assign      s6_nap_hi_sel =          ioadr == 16'h05c1;
   assign      s6_nap_lo_sel =          ioadr == 16'h05c2;
   assign      s6_uap_sel =              ioadr == 16'h05c3;
35  assign      s6_lap_hi_sel =           ioadr == 16'h05c4;
   assign      s6_lap_md_sel =           ioadr == 16'h05c5;
   assign      s6_lap_lo_sel =           ioadr == 16'h05c6;
   assign      s6_class_hi_sel = ioadr == 16'h05c7;
   assign      s6_class_md_sel = ioadr == 16'h05c8;
40  assign      s6_class_lo_sel = ioadr == 16'h05c9;
   assign      s6_dclk_up_sel = ioadr == 16'h05ca;
   assign      s6_dclk_hi_sel = ioadr == 16'h05cb;
   assign      s6_dclk_md_sel = ioadr == 16'h05cc;
   assign      s6_dclk_lo_sel = ioadr == 16'h05cd;
45  assign      s6_amaddr_sel =          ioadr == 16'h05ce;
   assign      s6_fhsmisc_sel = ioadr == 16'h05cf;
   assign      s7_nap_hi_sel =          ioadr == 16'h06c1;
   assign      s7_nap_lo_sel =          ioadr == 16'h06c2;
50  assign      s7_uap_sel =              ioadr == 16'h06c3;
   assign      s7_lap_hi_sel =           ioadr == 16'h06c4;
   assign      s7_lap_md_sel =           ioadr == 16'h06c5;
   assign      s7_lap_lo_sel =           ioadr == 16'h06c6;
   assign      s7_class_hi_sel = ioadr == 16'h06c7;
55  assign      s7_class_md_sel = ioadr == 16'h06c8;
   assign      s7_class_lo_sel = ioadr == 16'h06c9;
   assign      s7_dclk_up_sel = ioadr == 16'h06ca;

```

```

    assign      s7_dclk_hi_sel = ioadr == 16'h06cb;
    assign      s7_dclk_md_sel = ioadr == 16'h06cc;
    assign      s7_dclk_lo_sel = ioadr == 16'h06cd;
    assign      s7_amaddr_sel = ioadr == 16'h06ce;
5   assign      s7_fhsmisc_sel = ioadr == 16'h06cf;

    assign      s8_nap_hi_sel = ioadr == 16'h07c1;
    assign      s8_nap_lo_sel = ioadr == 16'h07c2;
    assign      s8_uap_sel = ioadr == 16'h07c3;
10  assign      s8_lap_hi_sel = ioadr == 16'h07c4;
    assign      s8_lap_md_sel = ioadr == 16'h07c5;
    assign      s8_lap_lo_sel = ioadr == 16'h07c6;
    assign      s8_class_hi_sel = ioadr == 16'h07c7;
    assign      s8_class_md_sel = ioadr == 16'h07c8;
15  assign      s8_class_lo_sel = ioadr == 16'h07c9;
    assign      s8_dclk_up_sel = ioadr == 16'h07ca;
    assign      s8_dclk_hi_sel = ioadr == 16'h07cb;
    assign      s8_dclk_md_sel = ioadr == 16'h07cc;
    assign      s8_dclk_lo_sel = ioadr == 16'h07cd;
20  assign      s8_amaddr_sel = ioadr == 16'h07ce;
    assign      s8_fhsmisc_sel = ioadr == 16'h07cf;

```